How to find and simulate the worst case on r-2r DAC? |
![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]()
| ||
| All times are GMT + 1 Hour |
|
Best case and worst case (2) worst case lib in setup time and best case in hold time ? (4) how to do worst case analysis? (10) How to simulate the SNR and THD of DAC in Hspice? (3) Worst case analysis is not active in orcad 15.7 and 16 ????? (1) how to simulate the INL DNL and SFDR of DAC with hspice? (5) need worst case model for 0.25 and 0.18 micron process (2) how to simulate SNR of DAC in the candence (10) Monte Carlo, Worst case (1) comparator worst case test (1) |