electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

how to simulate SNR of DAC in the candence


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> how to simulate SNR of DAC in the candence
Author Message
wany



Joined: 18 Oct 2004
Posts: 46
Helped: 1


Post28 Apr 2005 4:58   

how to simulate SNR of DAC in the candence


i have gotten wave of dft . But i don't konw how i can get SNR. thanks your helps
Back to top
bad_egg3



Joined: 28 Apr 2005
Posts: 3


Post29 Apr 2005 1:41   

how to simulate SNR of DAC in the candence


use cadence spw
Back to top
nibo_mmx



Joined: 10 Apr 2005
Posts: 23


Post29 Apr 2005 2:07   

Re: how to simulate SNR of DAC in the candence


bad_egg3:

Could you please give us more details about it. What's spw and how to set up it?
Back to top
Google
AdSense
Google Adsense




Post29 Apr 2005 2:07   

Ads




Back to top
yibinhsieh



Joined: 25 Apr 2005
Posts: 196
Helped: 17


Post29 Apr 2005 4:20   

Re: how to simulate SNR of DAC in the candence


If you use Spectre to simulate your circuit, you can use the "calculator" to do it.

In the "special fucntion" of the calculator, there is a command of "DFT".

After you choose the command of "DFT", you can easily fill some items, like start time, end time, the point of DFT , and the window of DFT.

Then you can get the SNR.

Yibin.
Back to top
Analog_starter



Joined: 15 Nov 2004
Posts: 114


Post29 Apr 2005 5:51   

Re: how to simulate SNR of DAC in the candence


Hi, how can I do SNR simulation by Hspice ??
BTW, in spectre can I add .vec file into it ??

Thanks
Analog_starter
Back to top
nibo_mmx



Joined: 10 Apr 2005
Posts: 23


Post29 Apr 2005 6:25   

Re: how to simulate SNR of DAC in the candence


I heard on said DFT could only see the distortion, SNR is related to noise analysis and should use something related to ac analysis. But I dont know how
Back to top
yibinhsieh



Joined: 25 Apr 2005
Posts: 196
Helped: 17


Post30 Apr 2005 3:00   

Re: how to simulate SNR of DAC in the candence


Quote:

nibo_mmx

I heard on said DFT could only see the distortion, SNR is related to noise analysis and should use something related to ac analysis. But I dont know how


Yes. you are right. But we can get the quantization noise from the DFT.



Quote:

Analog_starter

Hi, how can I do SNR simulation by Hspice ??
BTW, in spectre can I add .vec file into it ??


First question: Using .fft command. Also you just get the quantization noise.

Second: I have no idea about it.

Yibin.

[/quote]
Back to top
wany



Joined: 18 Oct 2004
Posts: 46
Helped: 1


Post03 May 2005 3:32   

Re: how to simulate SNR of DAC in the candence


You will get many quantization noise but you can't added it up use caculate
Back to top
analog_design



Joined: 22 Apr 2005
Posts: 34


Post03 May 2005 3:51   

how to simulate SNR of DAC in the candence


How to simulate the SNR of DAC in the HSPICE?
Back to top
Analog_starter



Joined: 15 Nov 2004
Posts: 114


Post04 May 2005 7:02   

Re: how to simulate SNR of DAC in the candence


Yes, I also want to know. And for the SNR simulation, what input should add into? 1Mhz ideal digital sine wave codes? And what frequency should use for clock can get the highest SNR? higher clock higher SNR??

Thanks,
Analog_starter
Back to top
derekqiao



Joined: 11 Nov 2004
Posts: 49


Post11 May 2005 7:04   

Re: how to simulate SNR of DAC in the candence


Quote:

Analog_starter

Hi, how can I do SNR simulation by Hspice ??
BTW, in spectre can I add .vec file into it ??

Using .fft in hspice can do fft simulation and get THD. And .vec file can be used too.
But for SNR, i don't kown how to simulate it.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> how to simulate SNR of DAC in the candence
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How simulate SNR,SNDR, and SFDR of ADC with candence??? (4)
How to simulate the SNR and THD of DAC in Hspice? (3)
How to simulate the SNR of a Sigma-delta modeulator (2)
how to simulate the Pipelined adc's SNR OR SINAD? (1)
How to do using the MatLab to simulate Delta-Sigma SNR ? (8)
How to simulate the mismatch of current steering DAC? (3)
How to find and simulate the worst case on r-2r DAC? (1)
how to simulate the INL DNL and SFDR of DAC with hspice? (5)
about the test of 8bit DAC, its snr is 55dB! (4)
How to simulate SNR & SNDR in cadence ? (6)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS