electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How can I find Rise/fall time of xilinx FPGA?


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> How can I find Rise/fall time of xilinx FPGA?
Author Message
jay_ec_engg



Joined: 19 Jun 2004
Posts: 157
Helped: 1
Location: India


Post08 Apr 2005 8:06   

How can I find Rise/fall time of xilinx FPGA?


How can I find rise and fall time of output signals from XILINX FPGA ? Will it generate any file after synthesis which will provide this sinformation ?
Back to top
hill



Joined: 17 Jun 2004
Posts: 285
Helped: 9


Post08 Apr 2005 10:06   

How can I find Rise/fall time of xilinx FPGA?


My method is using digital oscilloscope (Yokogawa DL1540).
Back to top
Johnson



Joined: 04 Oct 2004
Posts: 730
Helped: 22


Post08 Apr 2005 10:07   

Re: How can I find Rise/fall time of xilinx FPGA?


on Xilinx main datasheet, which is available on site! The fields on datasource CD is not complete!
Back to top
jay_ec_engg



Joined: 19 Jun 2004
Posts: 157
Helped: 1
Location: India


Post08 Apr 2005 13:59   

Re: How can I find Rise/fall time of xilinx FPGA?


I have to do timing analysis for output signals from spartan-3 fpga before actual testing (before board comes). So i cant use oscilloscope. Datasheet also doesnt have rise/fall time information. Can I get this info from any of the report file after synthesis ?
Back to top
Google
AdSense
Google Adsense




Post08 Apr 2005 13:59   

Ads




Back to top
au_sun



Joined: 05 Aug 2004
Posts: 148
Helped: 10


Post08 Apr 2005 18:52   

Re: How can I find Rise/fall time of xilinx FPGA?


u get rise time and fall time information from the REPORT after XST synthesis,
the report contains MAX frequency, and all other timing estimates for the I/O signals of the design
Back to top
power-twq



Joined: 10 Jun 2005
Posts: 374
Helped: 3


Post18 Jun 2005 14:31   

Re: How can I find Rise/fall time of xilinx FPGA?


The rise and fall time is determined by fpga output's drive ability and

capacitance loading (pcb trace, etc.). you may not find it after synthesis.

but you can find it after PCB simulation.

best regards





jay_ec_engg wrote:
How can I find rise and fall time of output signals from XILINX FPGA ? Will it generate any file after synthesis which will provide this sinformation ?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> How can I find Rise/fall time of xilinx FPGA?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
[REQ]How to find out the rise time and fall time in picture? (1)
How to define the rise&fall time of clock in simulation? (2)
Question on Settling Time, Slew Rate & Rise/Fall Time (7)
inverter design ---- equal rise time and fall time (6)
capacitor value to measure rise time and fall time (12)
rise time and fall time of inverter (10)
Oscillator rise/fall time (3)
Generating a pulse of rise and fall time (1)
cmos inverter rise and fall time equations (1)
500 Mhz Clock rise& fall time (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS