electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

what approach for IIR filter?? System generator for DSP???
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> what approach for IIR filter?? System generator for DSP???
Author Message
nlulani



Joined: 29 Nov 2004
Posts: 26
Helped: 1
Post01 Apr 2005 14:04   

system generator iir
hi all,
here i want to implement IIR filter using xilinx FPGA. can u suggest me what approach i should adopt, as now a days an advanced tool : system generator for DSP is available, so would be feasible to go for such tool as my work involves implementing such DSP algorithms only. has anyone of u have worked on it would be of great help for me to evaluate it.

thanks and regards
N Lulani
Back to top
Google
AdSense
Google Adsense
Post01 Apr 2005 14:04   

Ads


Back to top
Renjith



Joined: 03 Jan 2005
Posts: 179
Helped: 9
Location: India
Post04 Apr 2005 9:38   

what approach for IIR filter?? System generator for DSP???
system generator is purely for dsp based applications.
it helps u to model any digital system using xilinx ip cores and primitives, in a very easy way.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> what approach for IIR filter?? System generator for DSP???
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
DSP FILTER (FIR and IIR) (4)
IIR filter for DPLL loop filter (2)
help! how to get "system generator for dsp "? (1)
verilog code for 2nd order IIR bandpass filter (1)
ANN: Tyd-IP Code Generator ..VHDL for DSP..December Offer (1)
matlab code for FPGAs via system generator (2)
Use system generator to generate peripheral for EDK (2)
what is ment by these System Generator terminologies (1)
What is Zero Padding in Xilinx System Generator? (3)
How to quantize a number for DSP filter implement ? (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS