| Author |
Message |
akrlot
Joined: 14 Jan 2005 Posts: 57
|
22 Mar 2005 17:37 dft compiler problem |
|
|
|
|
hi;
my synthesis script contains these line
read -format VHDL fsm.vhd
current_design feu_ctl --feu_ctl is the name of entity in fsm.vhd
i get this message: cant find the design feu_ctl
how to resolve this problem.thx
|
|
| Back to top |
|
 |
mediatek
Joined: 05 Sep 2003 Posts: 48 Helped: 1
|
23 Mar 2005 4:01 Re: dft compiler problem |
|
|
|
|
this message means you set the wrong top name.
You need to check your top design name(try to find entity aaa (vhdl) or module aaa(verilog)) .
you can use
==>remove_design -all
to cancel all design first
then set current design again.
===> current_design aaa
|
|
| Back to top |
|
 |
Google AdSense

|
23 Mar 2005 4:01 Ads |
|
|
|
|
|
|
| Back to top |
|
 |
JesseKing
Joined: 12 Nov 2004 Posts: 100 Helped: 2
|
25 Mar 2005 10:54 dft compiler problem |
|
|
|
|
| btw, this is design compiler
|
|
| Back to top |
|
 |