Rules | Recent posts | topic RSS | Search | Register  | Log in

Waffle v/s Stripped Layout

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
lastdance



Joined: 01 Feb 2005
Posts: 105
Helped: 17
Location: Singapore


Post01 Feb 2005 7:42   Waffle v/s Stripped Layout

For the layout of large power transistors,
what are the advantages/disadvantages of using stripped/waffle layout for MOS devices. Thanks
Back to top
Humungus



Joined: 10 Jul 2001
Posts: 417
Helped: 25


Post01 Feb 2005 11:04   Re: Waffle v/s Stripped Layout

A power device can have an equivalent W of several centimeters. As you cannot make a so long device you divide it into fingers. Also, you reduce the parasitic resistance in series with your transistor due to long access metal stripes.
Back to top
Colbhaidh



Joined: 10 Aug 2004
Posts: 145
Helped: 16


Post01 Feb 2005 13:20   Re: Waffle v/s Stripped Layout

Waffle is typically used for high voltage discrete FETs (like 100V ++) which are vertical transistors.
Back to top
Teddy



Joined: 15 Sep 2004
Posts: 281
Helped: 38


Post02 Feb 2005 0:54   Re: Waffle v/s Stripped Layout

Waffle makes more W per area. What I did not like on it was the fact of 1 contact / cell (sure depends how you make it). If this contact is not done well in process you are loosing quite a bit of W.
Back to top
hrkhari



Joined: 04 Mar 2004
Posts: 225
Helped: 3


Post05 Feb 2005 5:45   Re: Waffle v/s Stripped Layout

Hi Guys:

In context of high current draining transistor, typically in PA design, waffle layout technique would serve the purpose, the method of distributing the large transistor in sharing the drain and source in a tiled layout view utilized in waffle layout technique provides better current and thermal management effort. Hope this helps

Rgds
Back to top
LaughingMAN



Joined: 22 May 2004
Posts: 11
Location: Malaysia


Post23 Dec 2005 4:20   Re: Waffle v/s Stripped Layout

Hi All,

Where can I find an example of a waffle layout technique? Thanks.
Back to top
scottieman



Joined: 08 Aug 2005
Posts: 133
Helped: 11
Location: On Top of Silicon


Post25 Dec 2005 15:42   Re: Waffle v/s Stripped Layout

Hi all,

As I known from my collegue, transistor in waffle sturcture, generally, cannot be recongized in LVS. Any one know how this problem can be solved?

Thanks
Scottie
Back to top
selvaraja



Joined: 01 Jun 2004
Posts: 210
Helped: 3


Post08 Jul 2008 6:16   Re: Waffle v/s Stripped Layout

you need modify lvs script to make it wrk
Back to top
vijay.kumarreddy



Joined: 06 Jan 2006
Posts: 78
Helped: 3
Location: Hyderabad,India


Post08 Jul 2008 10:21   Re: Waffle v/s Stripped Layout

in the waffel structure u cannot guarentee the width the of the edge fingers.this is the main disadvantage of the waffel structure
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap