Static timing analysis and Dynamic timing verification

EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Static timing analysis and Dynamic timing verification

Author

Message

nemolee

Joined: 28 Dec 2004
Posts: 148
Helped: 2

21 Jan 2005 9:35 Static timing analysis and Dynamic timing verification

Could anyone tell me what different are the static timing analysis and dynamic timing verification?
Thank you very much.

eda_wiz

Joined: 07 Nov 2001
Posts: 720
Helped: 30

21 Jan 2005 11:52 Static timing analysis and Dynamic timing verification

DTA means.. You give a set of test vectors ..for which the simulator caluclates the output values based on available timing information..

ie.. verifying your verilog RTL code by using a testbench and inputs..

You may miss some bugs in ur code if u didnt give a exhaustive or atleast representative set of test vectors..

STA is basically calculating all the delays in the circuit statically and checking whether alll the paths meets your timing requirements like max frequency of operation..

tool often used is PRIMETIME from synopsys

STA means

AlexWan

Joined: 26 Dec 2003
Posts: 305
Helped: 6

21 Jan 2005 16:35 Static timing analysis and Dynamic timing verification

Comparing STA, DTA is mostly for checking the critical-path timing and the multiple-clock-path timing. Like the functional simulation, input test vectors to the DUT, then check the output. Certainly, annotate the SDF in your testbench.

Good Luck

ymli

Joined: 10 May 2001
Posts: 46

22 Jan 2005 9:16 Static timing analysis and Dynamic timing verification

Dynamic means the internal states in a circuit change, then you need input vectors to drive the circuit.
Static means the internal nodes keep unchange in the timing analysis process.

Google
AdSense
Google Adsense

22 Jan 2005 9:16 Ads

smith_kang

Joined: 22 Jan 2005
Posts: 90
Helped: 1

22 Jan 2005 10:59 Re: Static timing analysis and Dynamic timing verification

Static timing analysis is used to verify the delays within the design. Using STA, you should verify every path and detect serious problems such as glitches on the clock, violated setup and hold times, slow paths, and excessive clock skew.

Dynamic timing simulation is used for timing analysis of asynchronous designs as well as synchronous designs. Using dynamic simulation the verification can be done to verify the functionality as well as the timing requirements of a design. But it needs to develop comprehensive input vectors to check the timing characteristics of critical paths in a design.