Rules | Recent posts | topic RSS | Search | Register  | Log in

[Help]How to simulate the jitter of the VCO output in HSPICE

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
alanbrooke



Joined: 13 Feb 2004
Posts: 40


Post12 Jan 2005 9:35   [Help]How to simulate the jitter of the VCO output in HSPICE

Can anyone tell me the method to simulate the jitter performance of the VCO use HSPICE,
Thank you very much!
Back to top
nickooeda



Joined: 15 Sep 2004
Posts: 44
Helped: 2


Post13 Jan 2005 6:01   [Help]How to simulate the jitter of the VCO output in HSPICE

u can find the way in "cmos:mixed-signal IC design"
Back to top
xuel



Joined: 16 Nov 2004
Posts: 397
Helped: 11


Post14 Jan 2005 7:26   Re: [Help]How to simulate the jitter of the VCO output in HS

use cscope to measure vco jitter
Back to top
layes2



Joined: 03 Dec 2004
Posts: 346
Helped: 5


Post14 Jan 2005 9:40   Re: [Help]How to simulate the jitter of the VCO output in HS

lots of tools you can use
cscope
sandwork
you can see the eye diagram to see it
i use sandwork it is great
Back to top
Analog_starter



Joined: 15 Nov 2004
Posts: 118


Post18 Jan 2005 14:55   Re: [Help]How to simulate the jitter of the VCO output in HS

You can use .meas to measure n cycles VCO output.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap