Rules | Recent posts | topic RSS | Search | Register  | Log in

arthitecture for adc

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Author Message
m_mosazadeh



Joined: 25 Apr 2004
Posts: 91
Location: iran


Post31 Dec 2004 9:09   arthitecture for adc

what is best arthitecture for adc with 10bit 80ms/s?
Back to top
reltol1



Joined: 15 Dec 2004
Posts: 19


Post31 Dec 2004 10:39   Re: arthitecture for adc

Maybe Subranging or folding or mixed one.
UCLA Dr. Abidi group tried Parallel Pipeline in early 90's, I guess.
Simple pipeline, even with some caribration techniques to enhance a resolution, cannot achieve such a high speed.
Back to top
opamp741



Joined: 17 Jun 2004
Posts: 145
Helped: 10
Location: India


Post01 Jan 2005 9:29   Re: arthitecture for adc

i did pipelined ADC with same specs..and its working fine..
whts ur power spec..
Back to top
m_mosazadeh



Joined: 25 Apr 2004
Posts: 91
Location: iran


Post01 Jan 2005 17:58   Re: arthitecture for adc

The ADC is very low power .I want to use pipeline with SAR instead of flash because of low power consumption.DO you have any idea?
Back to top
markty



Joined: 15 Dec 2004
Posts: 60
Helped: 2


Post02 Jan 2005 4:07   arthitecture for adc

U can find many papers with almost the same spec use pipeline architecture.
Back to top
terryssw



Joined: 18 Apr 2004
Posts: 176
Helped: 14


Post06 Jan 2005 14:14   Re: arthitecture for adc

I think SAR ADC cannot achieved such too high speed due to its recursive operations. And in this range the most suitable ADC should be pipelined (or parallel pipelined ADC). I don't know how low for your power specification, but at 10 bit 80MS/s I think at least > 60 mW.
Back to top
opamp741



Joined: 17 Jun 2004
Posts: 145
Helped: 10
Location: India


Post07 Jan 2005 7:08   Re: arthitecture for adc

infact 30mW is the latest power number for 10bit 80MHz Pipelined ADC..
SAR can be used as SUB-ADC but u will not be able to get ur speed spec..
If u want i can refer u a paper..
c ya
Opamp741
Back to top
reltol1



Joined: 15 Dec 2004
Posts: 19


Post07 Jan 2005 8:35   Re: arthitecture for adc

reltol1 wrote:
Maybe Subranging or folding or mixed one.
UCLA Dr. Abidi group tried Parallel Pipeline in early 90's, I guess.
Simple pipeline, even with some caribration techniques to enhance a resolution, cannot achieve such a high speed.


Sorry, I was behind..... Many papers about high-speed pipeline have been published.
Back to top
xwcwc1234



Joined: 21 Jul 2001
Posts: 313
Helped: 5


Post07 Jan 2005 8:58   Re: arthitecture for adc

Although many papers published in IEEE, but how many ADC are suitable for real production without low yield ?
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap