electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to consider the transmission line effect in layout?
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> How to consider the transmission line effect in layout?
Author Message
filtershaoyong



Joined: 14 Nov 2004
Posts: 87
Post11 Dec 2004 2:50   

How to consider the transmission line effect in layout?
for my design LNA at 5.2G, the post-simulation tell me that the resonat has shift to 4.9G. It maybe for the long lines between devices, how to consider the lines' effect? any help document?? thank you!
Back to top
Mazz



Joined: 03 Nov 2001
Posts: 592
Helped: 80
Post11 Dec 2004 14:10   

Re: How to consider the transmission line effect in layout?
I think there are 2 issues:
1) what is your Layout extractor? If you're usiing Cadence design flow, the parasitic extraction does not model the lines parasitic inductance, but only some RC (also distributed) model. This can be the reason of the freq. shift, but measurements can be worst!
2) you need have an RLC model of your interconnection path; an electromagnetic simulator can help (like ADS Momentum).

In my experience both C & L parasitic can afect a lot the performances at 5 GHz!

I hope it can help
Mazz
Back to top
Google
AdSense
Google Adsense
Post11 Dec 2004 14:10   

Ads


Back to top
CDRCDR



Joined: 15 Feb 2004
Posts: 82
Helped: 2
Post12 Dec 2004 22:53   

How to consider the transmission line effect in layout?
Try @ADS or Sonet software to simulate the transmission line effect
Back to top
lmlee



Joined: 25 Jul 2004
Posts: 27
Helped: 1
Post13 Dec 2004 3:40   

How to consider the transmission line effect in layout?
to CDRCDR
what is the Sonet software ?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> How to consider the transmission line effect in layout?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
ADS layout editing- how to cut portion of transmission line (2)
Transmission line effect (2)
How to decrease the length of transmission line (3)
how to set up the model of transmission line? (2)
How to characterize the attenuation of transmission line (3)
How to reduce the crosstalk effect in chip layout ? (2)
How to simulate a solt line as a transmission line in HFSS? (2)
The correspondance of a coaxial line to a transmission line (2)
How to get the transmission line parameter from S parameter (9)
power transmission lines and its effect on the MW tX (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS