1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    99,484
Page 1 of 618 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 18536

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: Featured Reference Designs

    Started by mmatheson, 16th June 2016 22:04
    • Replies: 0
    • Views: 6,968
    16th June 2016, 22:04 Go to last post
  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 26,129
    3rd December 2007, 18:00 Go to last post
  1. Which do you use ADE-XL or ADE-Explorer ?

    Started by pancho_hideboo, 9th December 2017 18:53
    • Replies: 0
    • Views: 538
    9th December 2017, 18:53 Go to last post
  2. Phase Noise Simulation of Injection Locked Frequency Multiplier

    Started by Hamed94, 25th November 2017 13:56
    2 Pages
    1 2
    • Replies: 31
    • Views: 3,144
    9th December 2017, 18:10 Go to last post
  3. How to size transistors of this circuit

    Started by Wanoz, 6th December 2017 00:06
    • Replies: 5
    • Views: 844
    8th December 2017, 21:16 Go to last post
    • Replies: 1
    • Views: 272
    8th December 2017, 20:57 Go to last post
  4. [SOLVED] Graph results of common source amplifier.

    Started by MagnumX, 8th December 2017 08:15
    • Replies: 2
    • Views: 251
    8th December 2017, 14:47 Go to last post
  5. Via connections with source and drain

    Started by purushothamreddyn, 6th December 2017 06:28
    • Replies: 4
    • Views: 557
    7th December 2017, 18:41 Go to last post
  6. Moved: Sub_hz lpf filter time response

    Started by Manoni_Lo, 7th December 2017 17:50
    •  
    •  
  7. placement of devices

    Started by purushothamreddyn, 7th December 2017 16:36
    • Replies: 1
    • Views: 120
    7th December 2017, 17:48 Go to last post
  8. Moved: Bode plot of plll in time domain

    Started by hanikapa, 5th December 2017 22:38
    •  
    •  
  9. Varition value in different cmos technologies

    Started by akbarza, 5th December 2017 11:06
    • Replies: 2
    • Views: 363
    5th December 2017, 20:03 Go to last post
  10. Technology Current in EKV Model

    Started by deveshkm, 4th December 2017 22:26
    • Replies: 1
    • Views: 243
    5th December 2017, 18:17 Go to last post
  11. Well Proximity Effect

    Started by kvidhya, 5th December 2017 06:14
    • Replies: 1
    • Views: 282
    5th December 2017, 17:14 Go to last post
  12. [SOLVED] Determine Technology Current using foundry models

    Started by deveshkm, 9th August 2017 08:03
    2 Pages
    1 2
    • Replies: 39
    • Views: 4,000
    5th December 2017, 09:35 Go to last post
    •  
    •  
  13. p/n guardring and p/n tap

    Started by shanmei, 4th December 2017 17:24
    • Replies: 5
    • Views: 418
    4th December 2017, 23:04 Go to last post
  14. p and n guard ring to short together?

    Started by shanmei, 4th December 2017 05:15
    • Replies: 2
    • Views: 479
    4th December 2017, 20:16 Go to last post
  15. Latchup prevention using Deep Nwell

    Started by Jarvsiri, 7th October 2017 19:07
    • Replies: 3
    • Views: 732
    4th December 2017, 17:17 Go to last post
  16. Moved: Cherry Hooper amplifier with emitter feedback

    Started by Vijay Vinay, 30th November 2017 15:56
    •  
    •  
  17. DRC Rules for foundry : Meta

    Started by deveshkm, 30th November 2017 07:57
    • Replies: 3
    • Views: 892
    30th November 2017, 14:29 Go to last post
    • Replies: 1
    • Views: 240
    30th November 2017, 08:20 Go to last post
  18. Monte-Carlo simulation

    Started by Zena356, 28th November 2017 13:16
    • Replies: 4
    • Views: 639
    30th November 2017, 03:38 Go to last post
  19. Low power op amp in subthreshold region

    Started by sreelekshmivipin, 23rd October 2017 10:56
    • Replies: 4
    • Views: 1,316
    29th November 2017, 22:27 Go to last post
  20. Phase in Bode plots starts from "0" in LDO loop?

    Started by Nurahmad, 29th November 2017 08:31
    • Replies: 1
    • Views: 433
    29th November 2017, 09:20 Go to last post
  21. High Voltage Technology file

    Started by deardeepa76, 31st October 2017 08:07
    • Replies: 7
    • Views: 1,700
    28th November 2017, 15:53 Go to last post
  22. Moved: Phase noise modeling of the digital controlled oscillator

    Started by hanikapa, 27th November 2017 16:07
    •  
    •  
    • Replies: 14
    • Views: 2,507
    26th November 2017, 14:49 Go to last post
  23. Moved: What is the minimum tracks feasible to manufacture?

    Started by Kethness, 25th November 2017 03:33
    •  
    •  
    • Replies: 6
    • Views: 1,946
    25th November 2017, 05:02 Go to last post
  24. hspice manual for cntfet model

    Started by tejashrimane, 24th November 2017 12:03
    • Replies: 1
    • Views: 342
    24th November 2017, 17:36 Go to last post