1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    93,829
Page 1 of 614 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 18412

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: Featured Reference Designs

    Started by mmatheson, 16th June 2016 22:04
    • Replies: 0
    • Views: 4,739
    16th June 2016, 22:04 Go to last post
  2. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 23,876
    3rd December 2007, 18:00 Go to last post
  1. Moved: Digital phase locked loop

    Started by hanikapa, Yesterday 20:28
    •  
    •  
  2. Load Capacitance Calculation

    Started by samster19, 18th August 2017 17:32
    • Replies: 2
    • Views: 195
    Yesterday, 18:33 Go to last post
  3. Gyrator implementation of chip inductor

    Started by promach, 24th June 2017 15:30
    3 Pages
    1 2 3
    • Replies: 40
    • Views: 3,522
    Yesterday, 14:12 Go to last post
    • Replies: 10
    • Views: 342
    18th August 2017, 20:44 Go to last post
    • Replies: 1
    • Views: 190
    17th August 2017, 18:37 Go to last post
  4. Determine Technology Current using foundry models

    Started by deveshkm, 9th August 2017 08:03
    • Replies: 7
    • Views: 428
    17th August 2017, 14:21 Go to last post
    •  
    •  
  5. Moved: Dynamic range of amplifiers

    Started by mordak, 16th August 2017 23:50
    •  
    •  
    • Replies: 4
    • Views: 267
    16th August 2017, 22:20 Go to last post
  6. Moved: How to use data driven piecewise linear source in hspice

    Started by GoldenCheese, 16th August 2017 07:10
    •  
    •  
  7. Hi can any one explain circular symmetry matching?

    Started by harsha08, 16th August 2017 06:03
    • Replies: 0
    • Views: 132
    16th August 2017, 06:03 Go to last post
  8. Post layout simulation and parasitic extraction

    Started by bio_man, 9th August 2017 17:07
    • Replies: 10
    • Views: 598
    15th August 2017, 18:30 Go to last post
  9. Gate fingering in clocked comparators

    Started by bio_man, 14th August 2017 21:58
    • Replies: 2
    • Views: 207
    15th August 2017, 05:07 Go to last post
  10. [Moved]: Guard Ring / Well Tie for a dc test circuit

    Started by nkp6195, 15th August 2017 00:09
    • Replies: 2
    • Views: 188
    15th August 2017, 01:49 Go to last post
  11. how to show Net names in Cadence Layout

    Started by bio_man, 14th August 2017 17:35
    • Replies: 3
    • Views: 220
    15th August 2017, 00:37 Go to last post
    • Replies: 8
    • Views: 404
    14th August 2017, 16:18 Go to last post
  12. Moved: CA3140AE Op amplifier ic

    Started by omerysmi, 12th August 2017 13:20
    •  
    •  
  13. Moved: saed-90nm library files

    Started by jmaileh.b, 10th August 2017 07:57
    •  
    •  
    • Replies: 9
    • Views: 461
    10th August 2017, 06:59 Go to last post
  14. Missing instance discrepancy

    Started by Vijay Vinay, 8th August 2017 16:58
    • Replies: 9
    • Views: 544
    9th August 2017, 18:43 Go to last post
  15. What is b11hfc technology

    Started by Vijay Vinay, 1st August 2017 17:13
    • Replies: 3
    • Views: 532
    9th August 2017, 15:00 Go to last post
    • Replies: 3
    • Views: 331
    9th August 2017, 08:20 Go to last post
  16. change grid setting using skill programing

    Started by iqbalsahid, 1st August 2017 11:26
    • Replies: 8
    • Views: 691
    8th August 2017, 13:57 Go to last post
  17. Quality factor of inductor

    Started by promach, 5th August 2017 09:18
    • Replies: 12
    • Views: 989
    8th August 2017, 11:22 Go to last post
  18. Difference between "PTUB" and "P-WELL"

    Started by CubeSquared, 7th August 2017 14:55
    • Replies: 2
    • Views: 478
    8th August 2017, 07:18 Go to last post
  19. final steps to produce GDSII file for fabrication

    Started by zyadzezo, 5th August 2017 02:34
    • Replies: 1
    • Views: 351
    5th August 2017, 15:11 Go to last post
  20. Moved: 2nd order SDM followed by sinc2 decimation filter?

    Started by neoflash, 4th August 2017 19:38
    •  
    •  
  21. Cadence Custom Layout for beginners -RF IC design

    Started by rty94, 4th August 2017 09:07
    • Replies: 2
    • Views: 472
    4th August 2017, 18:36 Go to last post
  22. VCO frequency and area

    Started by hanikapa, 2nd August 2017 10:02
    • Replies: 8
    • Views: 912
    4th August 2017, 14:10 Go to last post
  23. Matching improves for bigger or smaller layouts?

    Started by minimanbs, 1st August 2017 16:51
    • Replies: 2
    • Views: 412
    3rd August 2017, 17:44 Go to last post