1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    101,910
Page 1 of 619 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 18570

Forum: Analog Integrated Circuit (IC) Design, Layout and Fabrication

Analog Integrated Circuit Design, Layout & Fabrication Questions. Analog ASIC Design. Semiconductor Technology Issues.

  1. Sticky Thread Sticky: 26V Current Sense Amplifier

    Started by mmatheson, 3rd January 2018 01:50
    • Replies: 0
    • Views: 390
    3rd January 2018, 01:50 Go to last post
  2. Sticky Thread Sticky: Featured Reference Designs

    Started by mmatheson, 16th June 2016 22:04
    • Replies: 0
    • Views: 7,548
    16th June 2016, 22:04 Go to last post
  3. Sticky Thread Sticky: Read this before posting

    Started by klug, 3rd December 2007 18:00
    • Replies: 0
    • Views: 26,717
    3rd December 2007, 18:00 Go to last post
    • Replies: 0
    • Views: 1
    Today, 10:02 Go to last post
  1. Using an external clock for oscilloscope

    Started by venn_ng, Yesterday 23:32
    • Replies: 4
    • Views: 108
    Today, 07:25 Go to last post
  2. width and length of cmos

    Started by Jasmine14, Yesterday 18:51
    • Replies: 1
    • Views: 76
    Yesterday, 20:21 Go to last post
  3. Well Proximity Effect

    Started by NKSLP, Yesterday 06:16
    • Replies: 2
    • Views: 142
    Yesterday, 20:02 Go to last post
  4. increase no'of multipliers vs VDD

    Started by circuitking, 20th January 2018 20:32
    • Replies: 6
    • Views: 213
    Yesterday, 17:26 Go to last post
    • Replies: 16
    • Views: 1,103
    18th January 2018, 21:35 Go to last post
  5. Moved: How to get Transient simulation from this circuit and AC phae plot

    Started by Devi92, 16th January 2018 13:44
    •  
    •  
    • Replies: 4
    • Views: 422
    14th January 2018, 17:09 Go to last post
  6. layout automatically generation

    Started by shanmei, 12th January 2018 17:35
    • Replies: 5
    • Views: 366
    14th January 2018, 02:38 Go to last post
  7. Problem using vpwlf with reference other than GND

    Started by sohaee, 10th January 2018 09:24
    • Replies: 8
    • Views: 380
    14th January 2018, 01:50 Go to last post
  8. source coudn't be read

    Started by Alipoursaadaty, 13th January 2018 16:06
    • Replies: 3
    • Views: 241
    13th January 2018, 19:04 Go to last post
  9. Moved: 5th Order Discrete Time Sigma Delta Modulator

    Started by Puppet123, 13th January 2018 15:53
    •  
    •  
  10. 90nm calibre LVS error

    Started by Alipoursaadaty, 12th January 2018 09:26
    • Replies: 3
    • Views: 284
    13th January 2018, 17:17 Go to last post
  11. Dummy metal fill in virtuoso

    Started by sanjaysharmaiitk, 11th January 2018 14:52
    • Replies: 2
    • Views: 304
    12th January 2018, 18:48 Go to last post
  12. Moved: How to find input reflection coefficient in cadence

    Started by circuitking, 12th January 2018 12:50
    •  
    •  
  13. Moved: flipped voltage follower details

    Started by simplsoft, 12th January 2018 09:44
    •  
    •  
  14. Moved: voltage shiftier with conditional purpose

    Started by nimaz, 12th January 2018 09:53
    •  
    •  
  15. Moved: Gate Design in Hspice software

    Started by nimaz, 12th January 2018 09:46
    •  
    •  
  16. [SOLVED] 90nm calibre DRC error

    Started by Alipoursaadaty, 10th January 2018 21:41
    • Replies: 2
    • Views: 267
    11th January 2018, 05:02 Go to last post
    • Replies: 6
    • Views: 303
    10th January 2018, 16:08 Go to last post
    • Replies: 4
    • Views: 974
    10th January 2018, 07:20 Go to last post
  17. How to do QRC extraction

    Started by Bhanu_Pratap, 8th January 2018 15:03
    • Replies: 3
    • Views: 333
    9th January 2018, 01:25 Go to last post
  18. Mentor Calibredrv - how to create an "edge" in layout?

    Started by majd229, 8th January 2018 17:34
    • Replies: 0
    • Views: 266
    8th January 2018, 17:34 Go to last post
  19. Moved: Input matching without using resistors

    Started by circuitking, 8th January 2018 13:59
    •  
    •  
  20. [SOLVED] Questions on complex layout design connections

    Started by Vijay Vinay, 3rd January 2018 18:29
    • Replies: 4
    • Views: 651
    4th January 2018, 14:35 Go to last post
  21. Moved: Analog design, Cadence

    Started by Kisi, 4th January 2018 07:45
    •  
    •  
  22. VTA adder for preferably 6 sigma

    Started by analogTechie, 4th January 2018 01:05
    • Replies: 0
    • Views: 329
    4th January 2018, 01:05 Go to last post
  23. 2T or 3T model of resistor

    Started by nkp6195, 1st January 2018 23:16
    • Replies: 2
    • Views: 449
    3rd January 2018, 00:42 Go to last post
  24. Where is the pwell in the deep nwell

    Started by shanmei, 30th December 2017 17:41
    • Replies: 3
    • Views: 532
    1st January 2018, 01:11 Go to last post