1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    99,770
Page 1 of 734 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 22007

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Sticky Thread Sticky: IEEE Standard for Standard SystemC® Language Reference Manual

    Started by bassa, 17th January 2012 04:22
    • Replies: 2
    • Views: 22,785
    2nd June 2013, 16:13 Go to last post
  2. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED !!!

    Started by klug, 21st March 2007 21:21
    • Replies: 0
    • Views: 28,552
    21st March 2007, 21:21 Go to last post
  1. Vivado - math.real support

    Started by shaiko, Yesterday 12:37
    • Replies: 7
    • Views: 181
    Today, 13:12 Go to last post
  2. AXI 4 Stream Data Width Converter

    Started by Vlad., 13th December 2017 08:22
    • Replies: 8
    • Views: 319
    Today, 09:30 Go to last post
  3. Changing IP parameters in Vivado using HDL generics

    Started by shaiko, 13th December 2017 15:30
    • Replies: 8
    • Views: 193
    Yesterday, 11:14 Go to last post
  4. SSD performance gain

    Started by shaiko, 12th December 2017 17:27
    • Replies: 7
    • Views: 357
    Yesterday, 09:45 Go to last post
  5. OpenCL GPU vs FPGA implementation

    Started by shaiko, 13th December 2017 01:23
    • Replies: 1
    • Views: 194
    13th December 2017, 16:35 Go to last post
  6. Generate desired random number in range in verilog

    Started by tayyab786, 27th November 2017 20:14
    2 Pages
    1 2
    • Replies: 20
    • Views: 1,936
    11th December 2017, 23:48 Go to last post
  7. FPGA USB Data software

    Started by expertengr, 9th December 2017 12:10
    • Replies: 5
    • Views: 472
    11th December 2017, 19:52 Go to last post
  8. Moved: ZYNQ USB OTG Data Transfer

    Started by expertengr, 11th December 2017 23:59
    •  
    •  
  9. [SOLVED] Round robin arbiter with ring counter.

    Started by ppko1233, 10th December 2017 14:26
    • Replies: 1
    • Views: 236
    11th December 2017, 16:48 Go to last post
  10. Simulation time in simulation tools like ISIM/model sim

    Started by mjuneja, 5th December 2017 08:25
    • Replies: 5
    • Views: 485
    11th December 2017, 12:48 Go to last post
  11. Improve UART resource usage

    Started by promach, 10th December 2017 12:41
    • Replies: 1
    • Views: 249
    11th December 2017, 02:09 Go to last post
  12. [SOLVED] logic : give value in which require decimal number represent

    Started by tayyab786, 10th December 2017 14:05
    • Replies: 5
    • Views: 307
    10th December 2017, 22:10 Go to last post
  13. Moved: range of lfsr depend upon input value

    Started by tayyab786, 10th December 2017 22:17
    •  
    •  
  14. Circuit protection with VHDL code

    Started by manush30, 6th December 2017 08:40
    • Replies: 9
    • Views: 578
    10th December 2017, 10:54 Go to last post
  15. ADS (advanced Design System) Xilinx FPGA model kit

    Started by Enrocinu, 10th December 2017 00:00
    • Replies: 0
    • Views: 321
    10th December 2017, 00:00 Go to last post
    • Replies: 2
    • Views: 256
    9th December 2017, 20:11 Go to last post
    • Replies: 4
    • Views: 681
    9th December 2017, 16:34 Go to last post
  16. Altera Stratix 10 Hyper-Registers

    Started by Wiljan, 9th December 2017 14:24
    • Replies: 0
    • Views: 239
    9th December 2017, 14:24 Go to last post
  17. choosing high speed data storage element

    Started by amin5659, 7th December 2017 16:42
    • Replies: 10
    • Views: 587
    9th December 2017, 10:39 Go to last post
  18. [SOLVED] How to load program to A54SX16A-PQG208M FPGA?

    Started by Mithun_K_Das, 5th December 2017 12:17
    • Replies: 13
    • Views: 967
    9th December 2017, 05:34 Go to last post
    • Replies: 4
    • Views: 355
    8th December 2017, 22:19 Go to last post
  19. How to run two module in series using verilog

    Started by kapaa, 7th December 2017 03:21
    • Replies: 6
    • Views: 525
    7th December 2017, 22:44 Go to last post
  20. FPGA-Based Christmas project

    Started by bwarlord01, 6th December 2017 19:29
    • Replies: 3
    • Views: 450
    7th December 2017, 02:46 Go to last post
  21. What is Most Economic FPGA?

    Started by Zerox100, 5th December 2017 16:04
    • Replies: 2
    • Views: 402
    6th December 2017, 12:59 Go to last post
    • Replies: 0
    • Views: 255
    6th December 2017, 12:18 Go to last post
  22. Vendor specific macros for Igloo2

    Started by filip.amator, 5th December 2017 23:15
    • Replies: 2
    • Views: 511
    6th December 2017, 11:38 Go to last post
  23. ppg database regarding

    Started by josephine1234, 5th December 2017 12:00
    • Replies: 1
    • Views: 253
    5th December 2017, 12:13 Go to last post
  24. FPGA Ethernet interface

    Started by Vlad., 3rd December 2017 19:11
    • Replies: 3
    • Views: 1,142
    4th December 2017, 09:51 Go to last post
  25. Vivado HLS Experience

    Started by MarkPh, 1st December 2017 15:58
    • Replies: 2
    • Views: 589
    3rd December 2017, 07:48 Go to last post