1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    98,209
Page 1 of 732 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 21959

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Sticky Thread Sticky: IEEE Standard for Standard SystemC® Language Reference Manual

    Started by bassa, 17th January 2012 04:22
    • Replies: 2
    • Views: 22,317
    2nd June 2013, 16:13 Go to last post
  2. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED !!!

    Started by klug, 21st March 2007 21:21
    • Replies: 0
    • Views: 28,102
    21st March 2007, 21:21 Go to last post
  1. error in verilog code

    Started by josephine1234, Today 07:25
    • Replies: 0
    • Views: 49
    Today, 07:25 Go to last post
  2. asynchronous fifo cdc question

    Started by promach, Today 06:51
    • Replies: 0
    • Views: 61
    Today, 06:51 Go to last post
  3. MachXO2 DDR and PCLK routing issue

    Started by juanMco, Yesterday 17:32
    • Replies: 2
    • Views: 335
    Today, 00:23 Go to last post
  4. FPGA interface with 100Mbps Ethernet

    Started by fouwad, 17th November 2017 07:10
    • Replies: 3
    • Views: 843
    Yesterday, 14:26 Go to last post
  5. Help tracking down very long synthesis time

    Started by whaleeee, 13th November 2017 19:51
    • Replies: 13
    • Views: 1,199
    Yesterday, 08:48 Go to last post
  6. [SOLVED] concurrent vhdl code generating latches

    Started by rafimiet, 19th November 2017 10:10
    • Replies: 4
    • Views: 583
    19th November 2017, 11:43 Go to last post
  7. [moved] ZedBoard HDMI input without FMC card

    Started by DilshanSampath, 17th November 2017 18:13
    • Replies: 2
    • Views: 438
    18th November 2017, 20:02 Go to last post
  8. Moving window integrator

    Started by Rani1234, 17th November 2017 12:43
    • Replies: 4
    • Views: 338
    17th November 2017, 18:38 Go to last post
  9. [SOLVED] Initializing Xilinx BRAM with image pixels

    Started by Taki_comp, 6th November 2017 20:52
    • Replies: 10
    • Views: 1,040
    17th November 2017, 14:38 Go to last post
  10. fir band pass filter using verilog

    Started by josephine1234, 17th November 2017 10:30
    • Replies: 6
    • Views: 307
    17th November 2017, 11:05 Go to last post
  11. Xilinx ISE - readmemh system task taking too much time

    Started by NikosTS, 14th November 2017 11:36
    • Replies: 1
    • Views: 276
    17th November 2017, 07:11 Go to last post
    • Replies: 1
    • Views: 428
    16th November 2017, 17:04 Go to last post
  12. vhdl coding techniques

    Started by manishpatkar, 13th November 2017 12:55
    • Replies: 16
    • Views: 936
    16th November 2017, 15:01 Go to last post
  13. Missing JESD parameters in Xilinx JESD204 IP Rx!!

    Started by samg, 15th November 2017 05:46
    • Replies: 2
    • Views: 349
    15th November 2017, 11:31 Go to last post
    • Replies: 5
    • Views: 511
    14th November 2017, 23:20 Go to last post
    • Replies: 1
    • Views: 210
    14th November 2017, 18:17 Go to last post
  14. Sending data sequentially

    Started by beginner_EDA, 8th November 2017 12:42
    • Replies: 6
    • Views: 517
    14th November 2017, 13:24 Go to last post
    • Replies: 3
    • Views: 759
    13th November 2017, 21:38 Go to last post
    • Replies: 3
    • Views: 919
    13th November 2017, 12:00 Go to last post
  15. Configuring JESD parameters in Xilinx JESD204

    Started by samg, 13th November 2017 07:01
    • Replies: 0
    • Views: 352
    13th November 2017, 07:01 Go to last post
    • Replies: 1
    • Views: 786
    11th November 2017, 13:03 Go to last post
  16. MAX10 PLL External Clock Output

    Started by Yorki, 9th November 2017 14:35
    • Replies: 6
    • Views: 579
    11th November 2017, 11:39 Go to last post
  17. [SOLVED] Programmable Priority Encoder

    Started by RatedR, 13th July 2017 17:00
    2 Pages
    1 2
    • Replies: 31
    • Views: 3,547
    10th November 2017, 17:33 Go to last post
  18. Moved: IGMP Packet generating software

    Started by beginner_EDA, 10th November 2017 16:10
    •  
    •  
    • Replies: 12
    • Views: 1,330
    9th November 2017, 20:04 Go to last post
    • Replies: 1
    • Views: 328
    9th November 2017, 17:10 Go to last post
    • Replies: 3
    • Views: 517
    8th November 2017, 18:49 Go to last post
    • Replies: 2
    • Views: 323
    8th November 2017, 13:03 Go to last post
    • Replies: 14
    • Views: 1,695
    8th November 2017, 02:58 Go to last post
    • Replies: 3
    • Views: 408
    7th November 2017, 18:30 Go to last post