1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    93,893
Page 1 of 727 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 21787

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Sticky Thread Sticky: IEEE Standard for Standard SystemC® Language Reference Manual

    Started by bassa, 17th January 2012 04:22
    • Replies: 2
    • Views: 19,660
    2nd June 2013, 16:13 Go to last post
  2. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED !!!

    Started by klug, 21st March 2007 21:21
    • Replies: 0
    • Views: 26,135
    21st March 2007, 21:21 Go to last post
  1. Cadence NCSIM Document

    Started by muthu7495, Yesterday 13:04
    • Replies: 2
    • Views: 98
    Yesterday, 15:17 Go to last post
  2. Use two separate codes in FPGA

    Started by NJ176, 21st August 2017 10:47
    • Replies: 5
    • Views: 314
    Yesterday, 14:17 Go to last post
  3. How to design self checking testbench...

    Started by sandy2811, Yesterday 13:10
    • Replies: 1
    • Views: 68
    Yesterday, 14:14 Go to last post
  4. SuperCap in Xilinx Zynq

    Started by flote21, Yesterday 07:35
    • Replies: 1
    • Views: 100
    Yesterday, 10:34 Go to last post
  5. Tcl to update version number

    Started by wesleytaylor, 18th August 2017 13:04
    • Replies: 4
    • Views: 237
    21st August 2017, 18:13 Go to last post
  6. Avery AXI_SLAVE warning

    Started by muthu7495, 21st August 2017 10:57
    • Replies: 3
    • Views: 103
    21st August 2017, 14:52 Go to last post
  7. Hotswap in Vhdl using fpga

    Started by hareeshP, 21st August 2017 10:38
    • Replies: 3
    • Views: 65
    21st August 2017, 11:41 Go to last post
  8. FPGA asic design tools

    Started by flo, 19th August 2017 20:28
    • Replies: 3
    • Views: 400
    20th August 2017, 13:25 Go to last post
  9. High Level employment of the "imply" operator

    Started by BrownBear1968, 17th August 2017 21:55
    • Replies: 6
    • Views: 591
    18th August 2017, 22:32 Go to last post
    • Replies: 10
    • Views: 856
    17th August 2017, 21:22 Go to last post
  10. saving the the content of a nios2 console.

    Started by dipin, 17th August 2017 10:06
    • Replies: 0
    • Views: 198
    17th August 2017, 10:06 Go to last post
    • Replies: 3
    • Views: 414
    16th August 2017, 11:31 Go to last post
    • Replies: 5
    • Views: 211
    15th August 2017, 19:39 Go to last post
  11. Spartan - 3A ADC and DAC interface not working

    Started by NJ176, 15th August 2017 10:22
    • Replies: 6
    • Views: 210
    15th August 2017, 15:16 Go to last post
  12. a logic to detect FPGA family?

    Started by Port Map, 13th August 2017 10:42
    • Replies: 8
    • Views: 382
    15th August 2017, 09:31 Go to last post
  13. synchronize data with general GPIO clk

    Started by nsgil85, 13th August 2017 11:27
    • Replies: 8
    • Views: 418
    14th August 2017, 15:59 Go to last post
    • Replies: 5
    • Views: 447
    12th August 2017, 20:54 Go to last post
    • Replies: 5
    • Views: 254
    12th August 2017, 13:59 Go to last post
  14. How to snyc one 7 Series Transceiver to anothe

    Started by beginner_EDA, 11th August 2017 13:42
    • Replies: 3
    • Views: 291
    12th August 2017, 09:32 Go to last post
  15. how to fix WARNING:Xst:1710

    Started by tanish, 12th August 2017 08:07
    • Replies: 1
    • Views: 194
    12th August 2017, 08:42 Go to last post
  16. optimized CDR settings for 12G-SDI

    Started by beginner_EDA, 10th August 2017 09:58
    • Replies: 1
    • Views: 271
    11th August 2017, 15:56 Go to last post
  17. VHDL Instantiation in modelSim

    Started by hareeshP, 10th August 2017 06:57
    • Replies: 14
    • Views: 462
    10th August 2017, 19:16 Go to last post
  18. Cannot Read Data in 1-Port RAM IP Core

    Started by learni, 10th August 2017 09:40
    • Replies: 2
    • Views: 281
    10th August 2017, 18:52 Go to last post
  19. ADC and DAC interface for Spartan - 3A

    Started by NJ176, 10th August 2017 11:02
    • Replies: 1
    • Views: 224
    10th August 2017, 13:13 Go to last post
  20. Cyclone IV learning board

    Started by andrew_que, 8th August 2017 16:26
    • Replies: 3
    • Views: 439
    9th August 2017, 11:33 Go to last post
    • Replies: 10
    • Views: 875
    9th August 2017, 06:27 Go to last post
  21. Same constant name in 2 different packages

    Started by shaiko, 5th August 2017 12:53
    • Replies: 11
    • Views: 938
    7th August 2017, 10:23 Go to last post