1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    98,194
Page 732 of 732 FirstFirst ... 232 632 682 722 730 731 732
Threads 21931 to 21957 of 21957

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Introduction to CPLD and FPGA Design

    Started by ebenni, 19th January 2003 15:14
    • Replies: 0
    • Views: 4,098
    19th January 2003, 15:14 Go to last post
  2. Closed: 50% duty cycle and speed in a FPGA

    Started by synq, 13th January 2003 13:35
    • Replies: 2
    • Views: 2,280
    13th January 2003, 18:26 Go to last post
  3. Closed: Fraction-N frequency divider

    Started by bjwlgh, 18th December 2002 10:10
    • Replies: 4
    • Views: 5,058
    12th January 2003, 14:11 Go to last post
  4. Closed: Xilinx FPGA evaluation board?

    Started by Myself, 31st December 2002 13:04
    • Replies: 6
    • Views: 3,433
    10th January 2003, 12:50 Go to last post
  5. Closed: About Xilinx Programming EPROM and Spartan 2 FPGA

    Started by cssheu, 4th January 2003 04:15
    • Replies: 1
    • Views: 4,293
    4th January 2003, 13:32 Go to last post
  6. Closed: Problem when programming a Xilinx FPGA

    Started by al_extreme, 31st December 2002 06:13
    • Replies: 4
    • Views: 2,698
    4th January 2003, 04:12 Go to last post
  7. Closed: FPGA CPU - useful website links

    Started by jimjim2k, 9th March 2002 14:46
    • Replies: 1
    • Views: 2,632
    26th April 2002, 00:29 Go to last post
  8. Closed: Gigabit Ethernet MAC for Xil*inx

    Started by amon, 4th April 2002 16:48
    • Replies: 1
    • Views: 2,656
    7th April 2002, 20:02 Go to last post
  9. Closed: Free Stuff for Verilog - website link

    Started by jimjim2k, 9th March 2002 14:42
    • Replies: 3
    • Views: 2,699
    6th April 2002, 08:26 Go to last post
  10. Closed: Sync debussy nWave with verilog?

    Started by Techseeker, 2nd April 2002 06:24
    • Replies: 0
    • Views: 2,260
    2nd April 2002, 06:24 Go to last post
  11. Closed: Xilinx Introduces Breakthrough Cost Reduction Technology For

    Started by whorse, 28th March 2002 02:41
    • Replies: 0
    • Views: 1,959
    28th March 2002, 02:41 Go to last post
  12. Closed: Any Gal16v8 programming algorythm?

    Started by Telfo2002, 9th March 2002 11:27
    • Replies: 2
    • Views: 4,940
    10th March 2002, 09:36 Go to last post
  13. Closed: Free IP resources for reconfigurable designs

    Started by jimjim2k, 9th March 2002 15:03
    • Replies: 0
    • Views: 2,055
    9th March 2002, 15:03 Go to last post
  14. Closed: Open Source IP cores - website links

    Started by jimjim2k, 9th March 2002 15:01
    • Replies: 0
    • Views: 2,538
    9th March 2002, 15:01 Go to last post
  15. Closed: VHDL Models - website links

    Started by jimjim2k, 9th March 2002 14:59
    • Replies: 0
    • Views: 1,855
    9th March 2002, 14:59 Go to last post
  16. Closed: Guided Exploration of two FPGA-based CPU Designs

    Started by jimjim2k, 9th March 2002 14:57
    • Replies: 0
    • Views: 2,078
    9th March 2002, 14:57 Go to last post
  17. Closed: CMOSexod + free IP cores - links

    Started by jimjim2k, 9th March 2002 14:20
    • Replies: 0
    • Views: 2,290
    9th March 2002, 14:20 Go to last post
  18. Closed: free Verilog waveform viewers

    Started by mimosa, 22nd February 2002 02:50
    • Replies: 2
    • Views: 6,289
    8th March 2002, 00:13 Go to last post
    • Replies: 5
    • Views: 4,707
    8th March 2002, 00:10 Go to last post
  19. Closed: IEEE VHDL/VERILOG Standards

    Started by jimjim2k, 5th March 2002 08:40
    • Replies: 0
    • Views: 2,294
    5th March 2002, 08:40 Go to last post
  20. Closed: Where can I find functional verification materials???

    Started by ukyo, 3rd March 2002 04:35
    • Replies: 0
    • Views: 2,227
    3rd March 2002, 04:35 Go to last post
  21. Closed: BEHAVIORAL HARDWARE DESCRIPTION LANGUAGES

    Started by jimjim2k, 2nd March 2002 15:02
    • Replies: 0
    • Views: 2,107
    2nd March 2002, 15:02 Go to last post
  22. IEEE std 1076-2000, latest VHDL reference

    Started by KARLZ, 1st March 2002 21:09
    • Replies: 3
    • Views: 3,199
    2nd March 2002, 05:27 Go to last post
  23. Closed: (E-Book) Classware Handbook on Verilog HDL pdf

    Started by jimjim2k, 21st February 2002 12:11
    • Replies: 1
    • Views: 3,303
    25th February 2002, 15:57 Go to last post
  24. Closed: (E-Book) Verilog-XL Reference Manual pdf

    Started by jimjim2k, 24th February 2002 09:50
    • Replies: 0
    • Views: 4,934
    24th February 2002, 09:50 Go to last post
  25. Closed: (E-Note) VHDL QUICK Reference Guide pdf

    Started by jimjim2k, 21st February 2002 12:04
    • Replies: 2
    • Views: 4,171
    22nd February 2002, 05:24 Go to last post
  26. Closed: LSI Testing, Verification and Synthesis Lab

    Started by jimjim2k, 17th February 2002 13:59
    • Replies: 1
    • Views: 2,570
    21st February 2002, 05:01 Go to last post