1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    96,354
Page 718 of 730 FirstFirst ... 218 618 668 708 716 717 718 719 720 728 ... LastLast
Threads 21511 to 21540 of 21880

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Closed: Shematic Symbols and Layout footprints of Xilinx Devices?

    Started by massive, 5th October 2003 22:30
    • Replies: 0
    • Views: 1,826
    5th October 2003, 22:30 Go to last post
  2. Closed: Xilinx Spartan2 BlockRAM initialisation ?

    Started by CADDevil, 3rd October 2003 21:27
    • Replies: 2
    • Views: 2,322
    4th October 2003, 23:58 Go to last post
  3. Closed: PCI Card design - which one do you advise?

    Started by mystery, 24th July 2003 07:32
    • Replies: 14
    • Views: 2,396
    3rd October 2003, 18:31 Go to last post
  4. Closed: Propic2 XP help please. It wont work for Winxp

    Started by challenger, 29th September 2003 22:07
    • Replies: 6
    • Views: 4,152
    3rd October 2003, 08:43 Go to last post
  5. Closed: Help on ISP for XC95108-PQ100

    Started by vkchau, 3rd October 2003 04:08
    • Replies: 2
    • Views: 1,453
    3rd October 2003, 08:41 Go to last post
  6. Closed: Connecting CPLD to optical switch

    Started by sul, 29th September 2003 21:03
    • Replies: 7
    • Views: 1,538
    2nd October 2003, 22:49 Go to last post
  7. Closed: How to use Aldec ActiveHDL to develop 16V8 architecture?

    Started by elektryk, 2nd October 2003 19:54
    • Replies: 1
    • Views: 1,552
    2nd October 2003, 21:19 Go to last post
  8. Closed: AVR core from Opencores - syntax errors ?

    Started by CADDevil, 2nd October 2003 21:13
    • Replies: 0
    • Views: 1,480
    2nd October 2003, 21:13 Go to last post
  9. Closed: FPGA in pcmcia card. How to tackle the current limit?

    Started by dll_embed, 2nd October 2003 10:53
    • Replies: 1
    • Views: 1,491
    2nd October 2003, 15:40 Go to last post
  10. Closed: How to stimulate the bus occupation in PCI-PC applications?

    Started by zape, 19th July 2003 12:10
    • Replies: 9
    • Views: 2,041
    2nd October 2003, 13:53 Go to last post
  11. Closed: How to do post-synthesis simulation for A|ter@ FPGA??

    Started by always@smart, 2nd October 2003 10:30
    • Replies: 1
    • Views: 1,607
    2nd October 2003, 11:17 Go to last post
  12. Closed: CADENCE SPECTRAQUEST 14.XX TRAINING MANUAL HELP

    Started by concat, 2nd October 2003 10:31
    • Replies: 0
    • Views: 1,528
    2nd October 2003, 10:31 Go to last post
  13. Closed: Mode/s!m Force, noforce problems.

    Started by jelydonut, 10th September 2003 15:11
    • Replies: 9
    • Views: 2,223
    1st October 2003, 13:10 Go to last post
  14. Closed: NEED HELP: Optimized blocks in VHDL design

    Started by avd, 30th September 2003 12:13
    • Replies: 1
    • Views: 1,223
    1st October 2003, 07:48 Go to last post
  15. Closed: a problem about simulation in quartus ii 3.0

    Started by deebar, 29th August 2003 04:19
    • Replies: 2
    • Views: 1,996
    1st October 2003, 07:47 Go to last post
  16. Closed: Developing DVI receiver on Altera FPGA

    Started by Acido Cinico, 27th September 2003 13:06
    • Replies: 3
    • Views: 4,170
    30th September 2003, 08:21 Go to last post
  17. Closed: digital filters - what are they?

    Started by sajeev_antony, 29th September 2003 13:42
    • Replies: 2
    • Views: 1,897
    29th September 2003, 20:27 Go to last post
  18. Closed: How can I burn a cpld with a core?

    Started by 7rots51, 28th September 2003 14:37
    • Replies: 6
    • Views: 1,760
    29th September 2003, 17:55 Go to last post
  19. Closed: how to encrypt IP core used for FPGA?

    Started by FLEXcertifydll, 4th September 2003 10:11
    • Replies: 10
    • Views: 2,851
    29th September 2003, 16:54 Go to last post
  20. Closed: Ifft for dvb-t - looking for an algorithm

    Started by farshid1354, 14th June 2003 10:57
    • Replies: 2
    • Views: 2,255
    29th September 2003, 10:30 Go to last post
  21. Closed: Virtex-II pro Dev board - looking for schematics

    Started by it_boy, 24th September 2003 14:28
    • Replies: 3
    • Views: 2,518
    28th September 2003, 09:23 Go to last post
  22. Closed: xilinx bit files - some questions

    Started by Tomby, 25th September 2003 03:56
    • Replies: 5
    • Views: 2,606
    26th September 2003, 09:59 Go to last post
  23. Closed: @lter@ ByteBl@ster 2 Shematic is here

    Started by LazzY, 24th September 2003 10:01
    • Replies: 0
    • Views: 1,906
    24th September 2003, 10:01 Go to last post
  24. Closed: Verilog/VHDL Code for Compact Flash/IDE Interface

    Started by az25, 23rd September 2003 06:12
    • Replies: 0
    • Views: 3,252
    23rd September 2003, 06:12 Go to last post
  25. Closed: i have identy 1.2 from symplicy

    Started by chipsoid, 8th September 2003 11:57
    • Replies: 5
    • Views: 2,045
    22nd September 2003, 15:32 Go to last post
  26. Closed: CPLD reprogramming of Xess board

    Started by Al Farouk, 22nd September 2003 11:50
    • Replies: 0
    • Views: 1,331
    22nd September 2003, 11:50 Go to last post
  27. Closed: does anyone have schematic for Lattice GALs/CPLDs/FPGAs

    Started by Jayson, 18th September 2003 17:00
    • Replies: 2
    • Views: 1,753
    21st September 2003, 10:29 Go to last post
  28. Closed: interface a fire wire cam to fpga

    Started by al_extreme, 21st September 2003 04:41
    • Replies: 0
    • Views: 1,279
    21st September 2003, 04:41 Go to last post
  29. Closed: chipscope & synplify

    Started by flowers, 20th September 2003 12:38
    • Replies: 0
    • Views: 2,004
    20th September 2003, 12:38 Go to last post
  30. Closed: Help needed on Arm Controllers

    Started by sanjay, 13th September 2003 09:45
    • Replies: 2
    • Views: 1,391
    20th September 2003, 11:04 Go to last post