1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    98,544
Page 501 of 733 FirstFirst ... 401 451 491 499 500 501 502 503 511 551 601 ... LastLast
Threads 15001 to 15030 of 21963

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Closed: what is the maximum frequency?

    Started by samiksha, 21st April 2008 06:28
    • Replies: 3
    • Views: 1,052
    25th April 2008, 04:50 Go to last post
  2. Closed: Looking for Fibonacci program in VHDL

    Started by elodiewu, 24th April 2008 18:31
    • Replies: 0
    • Views: 3,880
    24th April 2008, 18:31 Go to last post
  3. Closed: set up and hold calculation

    Started by gck, 24th April 2008 05:21
    • Replies: 1
    • Views: 836
    24th April 2008, 12:52 Go to last post
  4. Closed: Bit sequence detector

    Started by kingmaker, 20th April 2008 10:49
    • Replies: 9
    • Views: 5,461
    23rd April 2008, 23:34 Go to last post
  5. Closed: How to express 1.164 and 0.392 in Binary?

    Started by EDA_hg81, 22nd April 2008 17:56
    • Replies: 4
    • Views: 1,291
    23rd April 2008, 17:51 Go to last post
  6. Closed: Importing ISE Core into XPS

    Started by Rob B, 23rd April 2008 15:37
    • Replies: 0
    • Views: 849
    23rd April 2008, 15:37 Go to last post
  7. Closed: digital pick calcultion

    Started by shadeslayer, 9th April 2008 15:36
    2 Pages
    1 2
    • Replies: 39
    • Views: 2,514
    23rd April 2008, 14:46 Go to last post
  8. Closed: Regarding working on byte in VHDL

    Started by sagar_saga01, 21st April 2008 07:44
    • Replies: 3
    • Views: 783
    23rd April 2008, 11:25 Go to last post
  9. Closed: Microblaze problem after adding IP

    Started by Rob B, 21st April 2008 16:34
    • Replies: 4
    • Views: 1,295
    23rd April 2008, 10:18 Go to last post
  10. Closed: VHDL Code for the FSM.....

    Started by shivakumay.gy, 16th April 2008 07:08
    • Replies: 6
    • Views: 6,690
    23rd April 2008, 08:47 Go to last post
  11. Closed: system generator vs. simulink HDL coder

    Started by salma ali bakr, 22nd April 2008 13:02
    • Replies: 5
    • Views: 3,713
    22nd April 2008, 22:20 Go to last post
  12. Closed: how to pass define values from script in modelsim

    Started by vinod_g, 22nd April 2008 12:29
    • Replies: 0
    • Views: 1,189
    22nd April 2008, 12:29 Go to last post
  13. Closed: combinatorial logic coding style question

    Started by Spud, 22nd April 2008 07:27
    • Replies: 2
    • Views: 757
    22nd April 2008, 11:40 Go to last post
  14. Closed: display the output on LCD on SPARTAN 3E KIT

    Started by abhi_459, 22nd April 2008 09:36
    • Replies: 1
    • Views: 3,483
    22nd April 2008, 11:23 Go to last post
  15. Closed: nios altera...custominstruction

    Started by toram16, 22nd April 2008 06:05
    • Replies: 0
    • Views: 700
    22nd April 2008, 06:05 Go to last post
  16. Closed: Help me correct code for modular division

    Started by simu, 19th April 2008 05:28
    • Replies: 5
    • Views: 705
    22nd April 2008, 05:50 Go to last post
  17. Closed: simple text to display name

    Started by chillipepper, 13th April 2008 07:26
    • Replies: 4
    • Views: 858
    21st April 2008, 21:04 Go to last post
  18. Closed: Choosing right FPGA for my new development

    Started by apv1965, 14th April 2008 11:41
    • Replies: 3
    • Views: 804
    21st April 2008, 19:13 Go to last post
  19. Closed: why 9 values in std_logic

    Started by pwq1999, 19th April 2008 03:50
    • Replies: 10
    • Views: 3,389
    21st April 2008, 13:50 Go to last post
  20. Closed: Counter acting really strange - help is needed.

    Started by ohadohad2, 18th April 2008 19:06
    • Replies: 2
    • Views: 800
    21st April 2008, 11:51 Go to last post
  21. Closed: [VHDL Modelsim] speed up write to a file

    Started by raka200, 17th April 2008 13:10
    • Replies: 2
    • Views: 1,574
    21st April 2008, 08:10 Go to last post
  22. Closed: FPGA spartan3 IO standard config.

    Started by dkumar, 19th April 2008 19:58
    • Replies: 1
    • Views: 882
    21st April 2008, 08:03 Go to last post
  23. Closed: [HELP]unable to creat customize menu in ModelSim

    Started by hustzq, 21st April 2008 02:00
    • Replies: 0
    • Views: 701
    21st April 2008, 02:00 Go to last post
  24. Closed: how can i download the program inside the spartan3e ?

    Started by hakan_, 16th April 2008 21:09
    • Replies: 3
    • Views: 883
    20th April 2008, 16:41 Go to last post
    • Replies: 6
    • Views: 2,939
    20th April 2008, 15:06 Go to last post
  25. Closed: What is the .io file in I/O Assignment?

    Started by sachinmaheshwari, 29th March 2008 04:56
    • Replies: 2
    • Views: 833
    20th April 2008, 06:02 Go to last post
  26. Closed: What is the rise time range of DDR SDRAM and DDR2 SDRAM memory?

    Started by EDA_hg81, 18th April 2008 18:04
    • Replies: 6
    • Views: 4,133
    20th April 2008, 02:08 Go to last post
  27. Closed: Problem with Gal22v10

    Started by Fedail, 29th March 2008 20:15
    • Replies: 5
    • Views: 2,140
    20th April 2008, 00:05 Go to last post
  28. Closed: Can I put "non-connected" peripgeral into MicroBla

    Started by Rob B, 19th April 2008 20:09
    • Replies: 0
    • Views: 663
    19th April 2008, 20:09 Go to last post
  29. Closed: Spartan-3 not configuring

    Started by buenos, 18th September 2007 16:40
    • Replies: 4
    • Views: 986
    19th April 2008, 09:23 Go to last post