1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    95,129
Page 4 of 729 FirstFirst ... 2 3 4 5 6 14 54 104 504 ... LastLast
Threads 91 to 120 of 21842

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Amp ADC interfacing using VHDL for Spartan-3A

    Started by NJ176, 31st July 2017 09:44
    • Replies: 4
    • Views: 810
    4th August 2017, 17:49 Go to last post
  2. [SOLVED] xilinx timing analyze using modelsim SE

    Started by tanish, 3rd August 2017 17:53
    • Replies: 1
    • Views: 613
    3rd August 2017, 20:53 Go to last post
    • Replies: 2
    • Views: 485
    3rd August 2017, 16:31 Go to last post
  3. Verilog Assignment code

    Started by hareeshP, 1st August 2017 10:23
    • Replies: 4
    • Views: 788
    2nd August 2017, 06:45 Go to last post
  4. VHDL Register transferring.

    Started by hareeshP, 19th July 2017 13:28
    • Replies: 15
    • Views: 1,105
    2nd August 2017, 06:15 Go to last post
  5. jtag uart speed problem

    Started by dipin, 1st August 2017 12:25
    • Replies: 1
    • Views: 595
    1st August 2017, 16:43 Go to last post
  6. FPGA interfacing ADC with sampling rate >150 Msps

    Started by sherif123, 31st July 2017 08:53
    • Replies: 4
    • Views: 515
    31st July 2017, 15:47 Go to last post
  7. [SOLVED] VHDL Equivalent of Verilog Code

    Started by hareeshP, 31st July 2017 12:44
    • Replies: 1
    • Views: 404
    31st July 2017, 13:59 Go to last post
  8. Need help for write code for recurrent block

    Started by Adnan86, 27th July 2017 21:24
    • Replies: 10
    • Views: 1,160
    30th July 2017, 17:15 Go to last post
    • Replies: 3
    • Views: 618
    29th July 2017, 17:32 Go to last post
    • Replies: 19
    • Views: 1,567
    29th July 2017, 08:52 Go to last post
  9. Basic theory needed to learn FPGA

    Started by FootTea, 28th July 2017 08:52
    • Replies: 4
    • Views: 611
    29th July 2017, 00:47 Go to last post
    • Replies: 6
    • Views: 919
    28th July 2017, 07:24 Go to last post
  10. how to use generate&for to do "x = x + a(i)"

    Started by bravoegg, 26th July 2017 15:58
    • Replies: 10
    • Views: 675
    27th July 2017, 16:34 Go to last post
  11. LDPC: Bit-flipping decoding [Hard decision]

    Started by AbinayaSivam, 27th July 2017 08:30
    • Replies: 0
    • Views: 428
    27th July 2017, 08:30 Go to last post
  12. [SOLVED] qsys jtag_uart doubt

    Started by dipin, 25th July 2017 07:03
    • Replies: 7
    • Views: 683
    27th July 2017, 06:35 Go to last post
  13. Signal declaration based on a generic + VHDL

    Started by dpaul, 26th July 2017 13:20
    • Replies: 2
    • Views: 389
    26th July 2017, 14:00 Go to last post
    • Replies: 2
    • Views: 373
    26th July 2017, 13:07 Go to last post
    • Replies: 0
    • Views: 287
    26th July 2017, 09:14 Go to last post
  14. Booting time of MAX 10 FPGA

    Started by hareeshP, 25th July 2017 08:10
    • Replies: 1
    • Views: 470
    25th July 2017, 19:09 Go to last post
  15. verilog implementation of a viterbi decoder

    Started by tanish, 24th July 2017 09:18
    • Replies: 2
    • Views: 471
    25th July 2017, 04:35 Go to last post
  16. VHDL equivalent of Verilog code

    Started by hareeshP, 24th July 2017 07:39
    • Replies: 13
    • Views: 709
    24th July 2017, 23:18 Go to last post
  17. [SOLVED] Is there a way to probe LVDS serializer output

    Started by nsgil85, 23rd July 2017 09:53
    • Replies: 6
    • Views: 778
    24th July 2017, 16:26 Go to last post
  18. 74HC595 implementation in VHDL - URGENT

    Started by Sean_Goddard, 22nd July 2017 21:45
    • Replies: 1
    • Views: 417
    23rd July 2017, 05:16 Go to last post
  19. Is this FPGA board suitable for learning purposes ??

    Started by arbj2, 22nd July 2017 10:00
    • Replies: 3
    • Views: 591
    23rd July 2017, 01:55 Go to last post
    • Replies: 4
    • Views: 382
    22nd July 2017, 20:10 Go to last post
  20. DDR2 interfacing Virtex-5 with MIG 3.6

    Started by aminpix, 22nd July 2017 00:13
    • Replies: 2
    • Views: 423
    22nd July 2017, 20:04 Go to last post
  21. Basic questions regarding NIOS

    Started by mahmood.n, 20th July 2017 10:16
    • Replies: 4
    • Views: 457
    22nd July 2017, 07:50 Go to last post
  22. how to use spi interface with custom ip

    Started by abhishek7, 18th July 2017 09:43
    • Replies: 2
    • Views: 430
    21st July 2017, 23:57 Go to last post