1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    95,218
Page 2 of 729 FirstFirst 1 2 3 4 12 52 102 502 ... LastLast
Threads 31 to 60 of 21843

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. simulation in vivado vs ISIM(in Xilinx ISE)

    Started by rafimiet, 10th September 2017 05:30
    • Replies: 3
    • Views: 343
    11th September 2017, 13:12 Go to last post
  2. Run all Vivado synthesis strategies in one run

    Started by SharpWeapon, 9th September 2017 14:25
    • Replies: 1
    • Views: 236
    11th September 2017, 09:24 Go to last post
  3. Avalon BFM burst operation.

    Started by muthu7495, 11th September 2017 08:07
    • Replies: 0
    • Views: 212
    11th September 2017, 08:07 Go to last post
  4. [SOLVED] how to locate the addresses of 1's in std_logic_vector

    Started by rafimiet, 9th September 2017 05:19
    • Replies: 12
    • Views: 441
    10th September 2017, 19:33 Go to last post
  5. [SOLVED] Difference between combinational path delay and minimum period

    Started by rafimiet, 10th September 2017 06:56
    • Replies: 3
    • Views: 284
    10th September 2017, 14:31 Go to last post
  6. FMC Daughter card info

    Started by sreedharvictor, 10th September 2017 11:17
    • Replies: 1
    • Views: 198
    10th September 2017, 11:35 Go to last post
  7. [SOLVED] radix 4 booth multiplier using 3:2 CSA

    Started by virat_gupta, 9th September 2017 10:03
    • Replies: 0
    • Views: 154
    9th September 2017, 10:03 Go to last post
  8. Moved: creating and deleting error due to clock

    Started by ashok12, 9th September 2017 12:04
    •  
    •  
  9. verilog code for creating and deleting of clock error.

    Started by ashok12, 8th September 2017 11:20
    • Replies: 5
    • Views: 290
    9th September 2017, 07:18 Go to last post
    • Replies: 0
    • Views: 182
    8th September 2017, 22:42 Go to last post
  10. Shift register will parallel load

    Started by sandy2811, 5th September 2017 13:17
    • Replies: 3
    • Views: 353
    8th September 2017, 15:26 Go to last post
  11. convert Floating point to fix point

    Started by linam, 7th September 2017 10:06
    • Replies: 6
    • Views: 344
    8th September 2017, 11:49 Go to last post
    • Replies: 1
    • Views: 167
    7th September 2017, 16:43 Go to last post
  12. very strange typecast (VHDL)

    Started by LatticeSemiconductor, 28th August 2017 10:57
    • Replies: 5
    • Views: 397
    7th September 2017, 13:13 Go to last post
  13. Counter Preload by any given values

    Started by sandy2811, 1st September 2017 07:55
    • Replies: 12
    • Views: 779
    7th September 2017, 06:12 Go to last post
  14. Strange behaviour of Standard dual-clock FIFO

    Started by Taki_comp, 3rd September 2017 14:19
    • Replies: 10
    • Views: 390
    4th September 2017, 08:18 Go to last post
  15. problem with VHDL mealy sequence detector

    Started by Armand86, 1st September 2017 21:47
    • Replies: 7
    • Views: 384
    2nd September 2017, 19:33 Go to last post
  16. How to design self checking testbench...

    Started by sandy2811, 22nd August 2017 13:10
    • Replies: 3
    • Views: 496
    2nd September 2017, 04:33 Go to last post
  17. Measuring the execution time on FPGA

    Started by doost4, 26th August 2017 18:39
    2 Pages
    1 2
    • Replies: 23
    • Views: 997
    30th August 2017, 16:12 Go to last post
  18. Programmable Priority Encoder

    Started by RatedR, 13th July 2017 17:00
    • Replies: 11
    • Views: 1,525
    29th August 2017, 15:41 Go to last post
  19. Moved: Programmable Priority Encoder

    Started by RatedR, 29th August 2017 15:55
    •  
    •  
  20. High level(P4) FPGA programming

    Started by beginner_EDA, 28th August 2017 23:43
    • Replies: 3
    • Views: 401
    29th August 2017, 10:07 Go to last post
    • Replies: 3
    • Views: 380
    28th August 2017, 09:35 Go to last post
    • Replies: 1
    • Views: 363
    27th August 2017, 23:19 Go to last post
  21. Critical path of combinational circuit

    Started by mahmood.n, 30th March 2017 13:11
    • Replies: 12
    • Views: 988
    26th August 2017, 23:10 Go to last post
  22. [SOLVED] Displaying grayscale video feed on HDMI

    Started by Taki_comp, 23rd August 2017 10:57
    • Replies: 2
    • Views: 388
    26th August 2017, 19:54 Go to last post
  23. [SOLVED] ORing even & odd bits of a vector

    Started by rahdirs, 26th August 2017 00:11
    • Replies: 1
    • Views: 374
    26th August 2017, 03:39 Go to last post
  24. Optical extention of a parallel bus

    Started by shaiko, 24th August 2017 15:14
    • Replies: 9
    • Views: 665
    25th August 2017, 18:03 Go to last post
  25. Hotswap in Vhdl using fpga

    Started by hareeshP, 21st August 2017 10:38
    • Replies: 6
    • Views: 511
    25th August 2017, 09:27 Go to last post