1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    98,194
Page 101 of 732 FirstFirst ... 51 91 99 100 101 102 103 111 151 201 601 ... LastLast
Threads 3001 to 3030 of 21957

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Closed: Differential signals as single ended connection

    Started by AWahab, 24th September 2014 13:22
    • Replies: 16
    • Views: 1,519
    25th September 2014, 14:32 Go to last post
  2. [SOLVED]Closed: Regarding : Post synthesis simulation

    Started by verylsi, 24th September 2014 09:43
    • Replies: 8
    • Views: 617
    25th September 2014, 05:18 Go to last post
  3. Closed: VHDL - Nbit multiplier test bench

    Started by S S Rayudu, 24th September 2014 17:45
    • Replies: 2
    • Views: 1,265
    24th September 2014, 21:46 Go to last post
  4. [SOLVED]Closed: checking saturation logic

    Started by rakeshk.r, 24th September 2014 10:19
    • Replies: 4
    • Views: 488
    24th September 2014, 18:56 Go to last post
  5. Closed: Verilog HDL for clock frequency divider

    Started by amerah, 24th September 2014 12:16
    • Replies: 3
    • Views: 1,685
    24th September 2014, 14:35 Go to last post
  6. Closed: migrating a design from Lattice to Altera

    Started by shaiko, 21st September 2014 18:15
    • Replies: 11
    • Views: 914
    24th September 2014, 06:36 Go to last post
  7. Closed: [Moved] How to divide any numbers in Verilog

    Started by prakhars, 23rd September 2014 09:54
    • Replies: 6
    • Views: 1,325
    24th September 2014, 04:55 Go to last post
  8. Closed: EP4CE6 and EP4CE10, same device?

    Started by Big Boy, 22nd September 2014 19:44
    • Replies: 3
    • Views: 1,300
    23rd September 2014, 19:56 Go to last post
  9. Closed: Spartan 3E LCD verilog code problem

    Started by arishsu, 11th September 2014 06:07
    • Replies: 6
    • Views: 1,689
    23rd September 2014, 16:50 Go to last post
  10. Closed: [MOVED] Code for Decimal to Binary conversion using Verilog

    Started by Sree Lahari, 22nd September 2014 11:42
    • Replies: 3
    • Views: 1,986
    23rd September 2014, 14:23 Go to last post
  11. [SOLVED]Closed: uniformly distributed random number [0,1]

    Started by rakeshk.r, 15th September 2014 17:11
    • Replies: 11
    • Views: 1,026
    23rd September 2014, 13:33 Go to last post
  12. Closed: 5:2 Compressor Block Diagram & Truth Table

    Started by sid_27, 23rd July 2014 09:39
    • Replies: 11
    • Views: 1,472
    23rd September 2014, 13:20 Go to last post
  13. Closed: problem with vhdl code

    Started by barathceg, 23rd September 2014 10:35
    • Replies: 2
    • Views: 562
    23rd September 2014, 11:12 Go to last post
  14. Closed: Need maximum voltage among two inputs

    Started by Muthuraja.M, 23rd September 2014 07:28
    • Replies: 2
    • Views: 544
    23rd September 2014, 09:45 Go to last post
  15. Closed: how to make 8 bit in verilog

    Started by vead, 22nd September 2014 15:36
    • Replies: 2
    • Views: 522
    22nd September 2014, 16:24 Go to last post
  16. Closed: Standard log2 function for integers

    Started by shaiko, 21st September 2014 23:54
    • Replies: 5
    • Views: 992
    22nd September 2014, 10:57 Go to last post
  17. Closed: Nexys 3 Board problem with reading /writing registers

    Started by makanaky, 20th September 2014 14:36
    • Replies: 9
    • Views: 771
    22nd September 2014, 00:07 Go to last post
  18. Closed: Accesing the properties of a component port

    Started by shaiko, 21st September 2014 11:21
    • Replies: 1
    • Views: 533
    21st September 2014, 11:59 Go to last post
  19. Closed: leaving a VHDL port open

    Started by shaiko, 21st September 2014 10:53
    • Replies: 1
    • Views: 976
    21st September 2014, 11:41 Go to last post
  20. Closed: FPGA, Power Electronics, SMPS, Control

    Started by Varun Chitransh, 18th September 2014 19:11
    • Replies: 3
    • Views: 1,015
    21st September 2014, 02:28 Go to last post
  21. [SOLVED]Closed: how can i read from memory

    Started by Mina Magdy, 20th September 2014 20:34
    • Replies: 1
    • Views: 489
    20th September 2014, 20:51 Go to last post
  22. Closed: dumping the code on FPGA kit ...

    Started by gnseeta.btech, 19th September 2014 05:41
    • Replies: 15
    • Views: 1,003
    20th September 2014, 20:14 Go to last post
  23. Closed: Any good free software to draw logic signals

    Started by Sink0, 20th May 2011 20:01
    • Replies: 18
    • Views: 6,524
    20th September 2014, 17:08 Go to last post
  24. Closed: vhdl signal definition

    Started by shaiko, 20th September 2014 02:10
    • Replies: 3
    • Views: 744
    20th September 2014, 13:27 Go to last post
  25. [SOLVED]Closed: manual routing vs autorouting using ISE

    Started by verylsi, 19th September 2014 12:40
    • Replies: 4
    • Views: 817
    19th September 2014, 15:54 Go to last post
  26. Closed: Online arithmetic with radix 2 addition

    Started by ghattas.akkad, 17th September 2014 14:38
    • Replies: 2
    • Views: 895
    18th September 2014, 18:36 Go to last post
  27. Closed: Calculate Sum of (z[n])^2 in VHDL!

    Started by NorthZ, 18th September 2014 13:53
    • Replies: 5
    • Views: 664
    18th September 2014, 16:27 Go to last post
  28. Closed: How to reduce usage of bonded IOBs

    Started by arishsu, 14th September 2014 12:16
    • Replies: 9
    • Views: 1,618
    18th September 2014, 16:19 Go to last post
  29. Closed: A few questions about Verilog

    Started by shaiko, 17th September 2014 07:36
    • Replies: 14
    • Views: 999
    17th September 2014, 22:23 Go to last post