1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    99,484
Page 1 of 794 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 23815

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 28,499
    25th March 2007, 08:41 Go to last post
    • Replies: 1
    • Views: 90
    Today, 08:09 Go to last post
    • Replies: 1
    • Views: 551
    9th December 2017, 18:48 Go to last post
  1. creating an one time delay in vhdl test bench

    Started by ananthan95, 9th December 2017 09:56
    • Replies: 3
    • Views: 154
    9th December 2017, 13:27 Go to last post
  2. Help in Alliance synthesis too (SYF)

    Started by Amr_Rashed, 30th November 2017 11:01
    • Replies: 6
    • Views: 2,231
    9th December 2017, 11:46 Go to last post
  3. about primetime output accuracy(significant digits)

    Started by jmaileh.b, 7th December 2017 08:18
    • Replies: 3
    • Views: 233
    9th December 2017, 10:17 Go to last post
  4. Hierarchical rail IR drop analysis in Encounter/Voltus

    Started by alphus, 7th December 2017 11:00
    • Replies: 0
    • Views: 672
    7th December 2017, 11:00 Go to last post
    • Replies: 17
    • Views: 2,322
    7th December 2017, 07:21 Go to last post
    • Replies: 2
    • Views: 804
    6th December 2017, 19:11 Go to last post
    • Replies: 1
    • Views: 472
    30th November 2017, 07:28 Go to last post
  5. Bitcoin Mining IC's or controller

    Started by gauravkothari23, 29th November 2017 19:22
    • Replies: 0
    • Views: 239
    29th November 2017, 19:22 Go to last post
  6. LTC1326-2.5 Orcad model, Pspice Simulation

    Started by Samk0, 28th November 2017 23:26
    • Replies: 0
    • Views: 497
    28th November 2017, 23:26 Go to last post
  7. What is the ring concept for placement blockage?

    Started by ttxs, 28th November 2017 20:24
    • Replies: 3
    • Views: 358
    28th November 2017, 23:14 Go to last post
  8. [SOLVED] What is better in ECO flow

    Started by ua6bqg, 28th November 2017 11:43
    • Replies: 1
    • Views: 404
    28th November 2017, 19:10 Go to last post
  9. [SOLVED] Save/Restore_session commands in the PT in DMSA multi_scenario mode

    Started by ua6bqg, 27th November 2017 13:47
    • Replies: 1
    • Views: 395
    28th November 2017, 18:41 Go to last post
  10. Ocean script fprintf error

    Started by samiran_dam, 28th November 2017 15:21
    • Replies: 2
    • Views: 338
    28th November 2017, 15:27 Go to last post
  11. [SOLVED] Spectre VerilogA not recognize "assign" command

    Started by gutogw, 27th November 2017 15:19
    • Replies: 2
    • Views: 675
    27th November 2017, 23:14 Go to last post
  12. PCIE Rx/Tx engine VHDL code template

    Started by issofui, 27th November 2017 16:00
    • Replies: 0
    • Views: 425
    27th November 2017, 16:00 Go to last post
  13. What are inverting and non-inverting gates

    Started by Spoorthi_Harithas, 25th November 2017 12:14
    • Replies: 6
    • Views: 1,482
    27th November 2017, 15:33 Go to last post
  14. Current design in prime time

    Started by Shivani1995, 18th October 2017 16:43
    • Replies: 11
    • Views: 1,616
    25th November 2017, 12:28 Go to last post
  15. VHDL code for phase matching

    Started by ananthan95, 3rd November 2017 13:21
    • Replies: 17
    • Views: 3,469
    25th November 2017, 10:39 Go to last post
    • Replies: 0
    • Views: 617
    24th November 2017, 23:43 Go to last post
  16. [SOLVED] Chimney area in the placement_utilization report

    Started by ua6bqg, 23rd November 2017 14:41
    • Replies: 1
    • Views: 852
    23rd November 2017, 18:00 Go to last post
  17. PNR inserts more clock buffer than needed. What to do?

    Started by childs72, 22nd November 2017 11:32
    • Replies: 1
    • Views: 543
    22nd November 2017, 15:39 Go to last post
  18. Question on dc_topographical script ??

    Started by hcu, 4th November 2017 09:04
    • Replies: 1
    • Views: 1,084
    17th November 2017, 15:36 Go to last post
  19. XAUI (10G) Combo Port PHY for Ehternet Switch

    Started by Rahul Soni, 14th November 2017 08:32
    • Replies: 1
    • Views: 1,666
    14th November 2017, 15:33 Go to last post
  20. How to decide memory extra margin adjustment (EMA)

    Started by superpanda, 14th November 2017 03:12
    • Replies: 3
    • Views: 894
    14th November 2017, 15:31 Go to last post