1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    99,684
Page 1 of 794 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 23818

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 28,555
    25th March 2007, 08:41 Go to last post
  1. Error in interface connection

    Started by muthu7495, Today 06:23
    • Replies: 0
    • Views: 60
    Today, 06:23 Go to last post
  2. What is the definition of macro in Cadence?

    Started by ttxs, 12th December 2017 01:30
    • Replies: 1
    • Views: 296
    12th December 2017, 17:10 Go to last post
  3. 5-bit Sequential Multiplier Design

    Started by jeremeejoseph, 11th December 2017 06:01
    • Replies: 2
    • Views: 394
    11th December 2017, 15:38 Go to last post
    • Replies: 1
    • Views: 611
    9th December 2017, 18:48 Go to last post
  4. creating an one time delay in vhdl test bench

    Started by ananthan95, 9th December 2017 09:56
    • Replies: 3
    • Views: 224
    9th December 2017, 13:27 Go to last post
  5. Help in Alliance synthesis too (SYF)

    Started by Amr_Rashed, 30th November 2017 11:01
    • Replies: 6
    • Views: 2,297
    9th December 2017, 11:46 Go to last post
  6. about primetime output accuracy(significant digits)

    Started by jmaileh.b, 7th December 2017 08:18
    • Replies: 3
    • Views: 295
    9th December 2017, 10:17 Go to last post
  7. Hierarchical rail IR drop analysis in Encounter/Voltus

    Started by alphus, 7th December 2017 11:00
    • Replies: 0
    • Views: 729
    7th December 2017, 11:00 Go to last post
    • Replies: 17
    • Views: 2,389
    7th December 2017, 07:21 Go to last post
    • Replies: 2
    • Views: 860
    6th December 2017, 19:11 Go to last post
    • Replies: 1
    • Views: 526
    30th November 2017, 07:28 Go to last post
  8. Bitcoin Mining IC's or controller

    Started by gauravkothari23, 29th November 2017 19:22
    • Replies: 0
    • Views: 295
    29th November 2017, 19:22 Go to last post
  9. LTC1326-2.5 Orcad model, Pspice Simulation

    Started by Samk0, 28th November 2017 23:26
    • Replies: 0
    • Views: 550
    28th November 2017, 23:26 Go to last post
  10. What is the ring concept for placement blockage?

    Started by ttxs, 28th November 2017 20:24
    • Replies: 3
    • Views: 415
    28th November 2017, 23:14 Go to last post
  11. [SOLVED] What is better in ECO flow

    Started by ua6bqg, 28th November 2017 11:43
    • Replies: 1
    • Views: 463
    28th November 2017, 19:10 Go to last post
  12. [SOLVED] Save/Restore_session commands in the PT in DMSA multi_scenario mode

    Started by ua6bqg, 27th November 2017 13:47
    • Replies: 1
    • Views: 449
    28th November 2017, 18:41 Go to last post
  13. Ocean script fprintf error

    Started by samiran_dam, 28th November 2017 15:21
    • Replies: 2
    • Views: 393
    28th November 2017, 15:27 Go to last post
  14. [SOLVED] Spectre VerilogA not recognize "assign" command

    Started by gutogw, 27th November 2017 15:19
    • Replies: 2
    • Views: 740
    27th November 2017, 23:14 Go to last post
  15. PCIE Rx/Tx engine VHDL code template

    Started by issofui, 27th November 2017 16:00
    • Replies: 0
    • Views: 484
    27th November 2017, 16:00 Go to last post
  16. What are inverting and non-inverting gates

    Started by Spoorthi_Harithas, 25th November 2017 12:14
    • Replies: 6
    • Views: 1,545
    27th November 2017, 15:33 Go to last post
  17. Current design in prime time

    Started by Shivani1995, 18th October 2017 16:43
    • Replies: 11
    • Views: 1,674
    25th November 2017, 12:28 Go to last post
  18. VHDL code for phase matching

    Started by ananthan95, 3rd November 2017 13:21
    • Replies: 17
    • Views: 3,528
    25th November 2017, 10:39 Go to last post
    • Replies: 0
    • Views: 671
    24th November 2017, 23:43 Go to last post
  19. [SOLVED] Chimney area in the placement_utilization report

    Started by ua6bqg, 23rd November 2017 14:41
    • Replies: 1
    • Views: 904
    23rd November 2017, 18:00 Go to last post
  20. PNR inserts more clock buffer than needed. What to do?

    Started by childs72, 22nd November 2017 11:32
    • Replies: 1
    • Views: 597
    22nd November 2017, 15:39 Go to last post