1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    95,135
Page 1 of 792 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 23736

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 26,920
    25th March 2007, 08:41 Go to last post
  1. Frequency division:unusual ratios

    Started by Peppew, 19th September 2017 15:53
    • Replies: 1
    • Views: 327
    19th September 2017, 16:04 Go to last post
    • Replies: 0
    • Views: 224
    18th September 2017, 19:49 Go to last post
  2. Measure Bandwith with T-spice

    Started by rafauy, 15th September 2017 21:08
    • Replies: 1
    • Views: 214
    18th September 2017, 19:46 Go to last post
  3. How to identify driver and loads of a net from SPEF file

    Started by ttxs, 12th September 2017 00:50
    • Replies: 7
    • Views: 471
    18th September 2017, 19:45 Go to last post
  4. enable vs reset in digital IC

    Started by carmeloA, 17th September 2017 21:04
    • Replies: 8
    • Views: 311
    18th September 2017, 18:02 Go to last post
  5. Tcl script for DRC of Standard Cells

    Started by Johannah, 18th September 2017 07:27
    • Replies: 2
    • Views: 141
    18th September 2017, 16:49 Go to last post
  6. Unresolved cells in Design compiler

    Started by sh.j, 4th September 2017 06:07
    • Replies: 1
    • Views: 371
    16th September 2017, 14:58 Go to last post
  7. Formal verification with don't touch cell

    Started by Johannah, 5th September 2017 08:35
    • Replies: 2
    • Views: 397
    16th September 2017, 14:56 Go to last post
    • Replies: 2
    • Views: 286
    16th September 2017, 14:52 Go to last post
  8. synthesis question about generated clocks

    Started by sitawman, 4th September 2017 03:30
    • Replies: 4
    • Views: 449
    15th September 2017, 16:00 Go to last post
  9. Pipeline Distributed arithmetic design

    Started by sumbal.ali, 13th September 2017 10:50
    • Replies: 1
    • Views: 283
    13th September 2017, 16:47 Go to last post
  10. How to add extra hold time slack?

    Started by sitawman, 11th September 2017 03:16
    • Replies: 9
    • Views: 512
    13th September 2017, 02:28 Go to last post
    • Replies: 0
    • Views: 354
    9th September 2017, 17:11 Go to last post
  11. using modelsim with tsmc 0.18u library

    Started by tanish, 6th September 2017 08:23
    • Replies: 8
    • Views: 534
    7th September 2017, 22:17 Go to last post
  12. VDD and ground pins in IC compiler

    Started by sitawman, 7th September 2017 07:48
    • Replies: 1
    • Views: 246
    7th September 2017, 19:18 Go to last post
  13. layout versus schematic verification

    Started by atlaakreddy, 2nd September 2017 15:36
    • Replies: 9
    • Views: 514
    6th September 2017, 09:21 Go to last post
  14. congestion after postRoute

    Started by bangcy, 2nd September 2017 21:43
    • Replies: 5
    • Views: 618
    5th September 2017, 15:45 Go to last post
  15. store data in registers to control mode of ic

    Started by sanjaysharmaiitk, 4th September 2017 14:50
    • Replies: 1
    • Views: 295
    4th September 2017, 16:03 Go to last post
  16. acceptable voltage drop for power line 1V?

    Started by hamed_Golden, 3rd September 2017 05:45
    • Replies: 2
    • Views: 377
    3rd September 2017, 23:04 Go to last post
  17. antenna rule checks in the physical verification

    Started by atlaakreddy, 2nd September 2017 15:19
    • Replies: 0
    • Views: 285
    2nd September 2017, 15:19 Go to last post
  18. Always-on power domain voltage

    Started by vcnvcc, 25th August 2017 12:00
    • Replies: 4
    • Views: 617
    2nd September 2017, 08:22 Go to last post
  19. MIX Vt cells in clock tree

    Started by GDesign, 1st September 2017 11:31
    • Replies: 2
    • Views: 420
    1st September 2017, 15:20 Go to last post
  20. How to merge 2 LEF designs in Synopsys IC Compiler II?

    Started by majd229, 29th August 2017 22:13
    • Replies: 11
    • Views: 649
    31st August 2017, 15:11 Go to last post
    • Replies: 6
    • Views: 754
    31st August 2017, 14:26 Go to last post
  21. si double switching violations

    Started by cyrax747, 30th August 2017 05:20
    • Replies: 1
    • Views: 422
    30th August 2017, 14:41 Go to last post
  22. synthesys in synopsys design compiler

    Started by abhishek7, 19th August 2017 06:07
    • Replies: 3
    • Views: 955
    29th August 2017, 09:13 Go to last post
  23. [SOLVED] unequal transition time for the pins connected to one net

    Started by ua6bqg, 3rd August 2017 10:54
    • Replies: 10
    • Views: 1,482
    29th August 2017, 09:09 Go to last post
  24. Placement in innovus (encouner) cad tool

    Started by sanjaysharmaiitk, 26th August 2017 16:09
    • Replies: 3
    • Views: 656
    28th August 2017, 14:27 Go to last post
    • Replies: 1
    • Views: 576
    25th August 2017, 01:27 Go to last post