1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    93,818
Page 1 of 791 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 23707

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 26,296
    25th March 2007, 08:41 Go to last post
    • Replies: 0
    • Views: 111
    Today, 06:07 Go to last post
  1. difference between cdl and sp file.

    Started by sanjaysharmaiitk, 17th August 2017 11:33
    • Replies: 1
    • Views: 460
    17th August 2017, 14:48 Go to last post
  2. ECSM characterization

    Started by viviadam, 16th August 2017 07:23
    • Replies: 0
    • Views: 359
    16th August 2017, 07:23 Go to last post
  3. What's the CCOpt replacement for bufferTreeSynthesis?

    Started by digitalo, 10th August 2017 12:59
    • Replies: 4
    • Views: 531
    14th August 2017, 14:24 Go to last post
  4. The EDA design tool for GaAs substrate.

    Started by hg81, 12th August 2017 04:16
    • Replies: 3
    • Views: 414
    12th August 2017, 18:57 Go to last post
  5. VLAN tag. When it is take out?

    Started by julian403, 30th July 2017 20:30
    • Replies: 4
    • Views: 572
    12th August 2017, 09:27 Go to last post
    • Replies: 6
    • Views: 416
    12th August 2017, 00:57 Go to last post
  6. [SOLVED] [moved] VCS option for linking a library during runtime for DPI

    Started by nivedhis, 1st August 2017 01:25
    • Replies: 1
    • Views: 434
    10th August 2017, 19:06 Go to last post
  7. [Moved]: saed-90nm library files

    Started by jmaileh.b, 10th August 2017 07:57
    • Replies: 1
    • Views: 236
    10th August 2017, 15:36 Go to last post
  8. Moved: [Moved]Cannot Read Data in 1-Port RAM IP Core

    Started by learni, 10th August 2017 09:40
    •  
    •  
    • Replies: 1
    • Views: 377
    9th August 2017, 16:24 Go to last post
  9. Bit blasted and bussed Netlist

    Started by a2vlsi, 8th August 2017 19:22
    • Replies: 1
    • Views: 477
    8th August 2017, 20:23 Go to last post
    • Replies: 1
    • Views: 302
    8th August 2017, 14:31 Go to last post
  10. [SOLVED] Uncomplete RC network

    Started by brunope, 3rd August 2017 13:46
    • Replies: 16
    • Views: 1,312
    8th August 2017, 07:13 Go to last post
    • Replies: 8
    • Views: 926
    5th August 2017, 16:09 Go to last post
  11. [SOLVED] 0.35um technology file for tanner v.13

    Started by shashi106, 5th August 2017 11:32
    • Replies: 1
    • Views: 353
    5th August 2017, 14:55 Go to last post
    • Replies: 7
    • Views: 894
    5th August 2017, 03:22 Go to last post
  12. Compile-time forces (NCSIM and VCS)

    Started by ads2017, 2nd August 2017 10:52
    • Replies: 9
    • Views: 575
    3rd August 2017, 14:15 Go to last post
  13. ELC Output Library Timing Resolution

    Started by Hassan14, 3rd August 2017 01:21
    • Replies: 0
    • Views: 359
    3rd August 2017, 01:21 Go to last post
  14. Conditional CDC : Timing and CDC violations

    Started by smatty, 2nd August 2017 22:40
    • Replies: 0
    • Views: 377
    2nd August 2017, 22:40 Go to last post
  15. Modelsim - Different istance of the same unit

    Started by carmeloA, 31st July 2017 11:27
    • Replies: 4
    • Views: 562
    1st August 2017, 06:47 Go to last post
  16. how to use SRAM 28nmHPC lib im my design?

    Started by abhishek7, 31st July 2017 07:51
    • Replies: 1
    • Views: 309
    31st July 2017, 18:11 Go to last post
    • Replies: 1
    • Views: 428
    30th July 2017, 17:14 Go to last post
    • Replies: 8
    • Views: 990
    28th July 2017, 15:24 Go to last post
    • Replies: 1
    • Views: 483
    28th July 2017, 14:06 Go to last post
    • Replies: 6
    • Views: 478
    26th July 2017, 14:44 Go to last post