1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    103,767
Page 1 of 796 1 2 3 11 51 101 501 ... LastLast
Threads 1 to 30 of 23876

Forum: ASIC Design Methodologies and Tools (Digital)

ASIC (Application Specific Integrated Circuit) design methodologies design tool (simulator, synthesis...) related questions

  1. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED!!!

    Started by klug, 25th March 2007 08:41
    • Replies: 0
    • Views: 29,534
    25th March 2007, 08:41 Go to last post
  1. IC Compiler error for clock tree synthesis

    Started by dayana42200, 20th February 2018 06:13
    • Replies: 3
    • Views: 87
    Today, 02:17 Go to last post
  2. How to import timing library in INNOVUS?

    Started by bianchixr4, 30th January 2018 12:57
    • Replies: 3
    • Views: 459
    Yesterday, 21:21 Go to last post
    • Replies: 1
    • Views: 132
    20th February 2018, 15:46 Go to last post
  3. reading lib file in lc_shell

    Started by jmaileh.b, 20th February 2018 07:00
    • Replies: 1
    • Views: 87
    20th February 2018, 07:55 Go to last post
  4. [SOLVED] Which cache use SRAM technology, Off-chip cache or On-chip cache?

    Started by vivekraj, 18th February 2018 21:58
    • Replies: 1
    • Views: 286
    19th February 2018, 16:03 Go to last post
  5. How to change metal routing orientation in INNOVUS

    Started by Anklon, 18th February 2018 12:12
    • Replies: 1
    • Views: 118
    18th February 2018, 20:11 Go to last post
  6. Generate clocks and their clock uncertainties

    Started by harpv, 17th February 2018 14:23
    • Replies: 1
    • Views: 194
    17th February 2018, 15:05 Go to last post
  7. How to dump gif in innovus in nowin mode

    Started by jaya81186, 16th February 2018 14:33
    • Replies: 1
    • Views: 166
    16th February 2018, 20:07 Go to last post
  8. DFT command operation doubt

    Started by Baskar, 14th February 2018 13:29
    • Replies: 0
    • Views: 237
    14th February 2018, 13:29 Go to last post
  9. Questions on Fanout of 4

    Started by promach, 13th February 2018 15:29
    • Replies: 1
    • Views: 220
    13th February 2018, 16:06 Go to last post
  10. [SOLVED] Synopsys IC Compiler warning and Error

    Started by dayana42200, 9th February 2018 06:04
    • Replies: 4
    • Views: 398
    13th February 2018, 16:02 Go to last post
    • Replies: 1
    • Views: 218
    13th February 2018, 13:18 Go to last post
  11. Cadence Innovus: Corner pads placed with no offset

    Started by razer6, 8th February 2018 20:44
    • Replies: 5
    • Views: 611
    12th February 2018, 17:55 Go to last post
    • Replies: 0
    • Views: 189
    12th February 2018, 09:52 Go to last post
  12. Annotate delay in a path

    Started by lokeshwari, 12th February 2018 06:30
    • Replies: 0
    • Views: 182
    12th February 2018, 06:30 Go to last post
    • Replies: 3
    • Views: 313
    9th February 2018, 19:54 Go to last post
    • Replies: 0
    • Views: 237
    9th February 2018, 05:53 Go to last post
  13. UVM_FATAL Issue during factory overriding

    Started by vinitkanojia, 6th February 2018 13:47
    • Replies: 3
    • Views: 568
    7th February 2018, 17:10 Go to last post
    • Replies: 0
    • Views: 269
    7th February 2018, 16:50 Go to last post
    • Replies: 1
    • Views: 397
    6th February 2018, 19:41 Go to last post
  14. Cadence Encounter CreatePlaceBlockage

    Started by mcaduser, 6th February 2018 17:00
    • Replies: 1
    • Views: 433
    6th February 2018, 17:21 Go to last post
  15. what is spyglass check??

    Started by palanis29, 5th February 2018 08:23
    • Replies: 3
    • Views: 488
    6th February 2018, 09:51 Go to last post
    • Replies: 1
    • Views: 425
    6th February 2018, 09:35 Go to last post
  16. Need n bit decoder for the construction of the sram

    Started by Basu_Gouda, 2nd February 2018 11:44
    • Replies: 4
    • Views: 521
    6th February 2018, 07:17 Go to last post
    • Replies: 3
    • Views: 392
    5th February 2018, 03:55 Go to last post
  17. SystemVerilog assertions in the place of DFT?

    Started by hcu, 4th February 2018 11:57
    • Replies: 4
    • Views: 441
    5th February 2018, 03:51 Go to last post
    • Replies: 2
    • Views: 465
    5th February 2018, 02:37 Go to last post
    • Replies: 1
    • Views: 373
    4th February 2018, 22:44 Go to last post