1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Administrator)
    7th August 2014
    Views:
    98,459
Page 715 of 733 FirstFirst ... 215 615 665 705 713 714 715 716 717 725 ... LastLast
Threads 21421 to 21450 of 21963

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Closed: a question about DDR memory

    Started by kequal, 12th December 2003 03:41
    • Replies: 10
    • Views: 2,099
    14th January 2004, 08:25 Go to last post
  2. Closed: I'm Need shematic for ACTEL ISP cable for ProASIC/ProASICplu

    Started by serein, 1st July 2003 14:54
    • Replies: 2
    • Views: 1,564
    13th January 2004, 13:42 Go to last post
  3. Closed: OpenRISC on Spartan 3?

    Started by davorin, 13th January 2004 10:43
    • Replies: 1
    • Views: 2,180
    13th January 2004, 11:00 Go to last post
  4. Closed: What FPGA to use for logic analyzer?

    Started by davorin, 11th January 2004 16:57
    • Replies: 2
    • Views: 1,392
    13th January 2004, 10:39 Go to last post
  5. Closed: Hazard problem in digital logic circuit design

    Started by huynh, 2nd January 2004 14:11
    • Replies: 7
    • Views: 3,768
    13th January 2004, 05:25 Go to last post
  6. Closed: Users opinions on Actel Libero 5

    Started by henrik2000, 12th January 2004 04:47
    • Replies: 2
    • Views: 1,560
    13th January 2004, 05:20 Go to last post
  7. Closed: A free RISC 51 vhdl Core

    Started by eltonjohn, 3rd January 2004 18:56
    • Replies: 4
    • Views: 2,811
    12th January 2004, 17:33 Go to last post
  8. Closed: How to protect the IP in an FPGA design?

    Started by Laplace, 22nd January 2003 10:43
    2 Pages
    1 2
    • Replies: 25
    • Views: 4,087
    12th January 2004, 17:21 Go to last post
  9. Closed: Help on Quartus memory initialization file

    Started by sunroof, 11th January 2004 06:18
    • Replies: 0
    • Views: 1,945
    11th January 2004, 06:18 Go to last post
  10. Closed: Spartan-3 Block RAM speed?

    Started by davorin, 9th January 2004 11:14
    • Replies: 1
    • Views: 1,409
    9th January 2004, 14:03 Go to last post
  11. Closed: An FPGA summary for the year 2003

    Started by roli, 1st January 2004 16:14
    • Replies: 1
    • Views: 1,183
    9th January 2004, 05:32 Go to last post
  12. Closed: I have a 54 MHz double-speed multiplexed D1 video interface.

    Started by spktu, 4th January 2004 17:59
    • Replies: 10
    • Views: 1,980
    8th January 2004, 15:37 Go to last post
  13. Closed: @ltera:Asynchronous vs Synchronous Circuit Design

    Started by uummcc, 23rd February 2003 14:40
    • Replies: 2
    • Views: 1,785
    8th January 2004, 11:49 Go to last post
  14. Closed: AAL2 and AAL5 - looking for reference

    Started by blimp, 8th January 2004 03:18
    • Replies: 1
    • Views: 1,115
    8th January 2004, 06:25 Go to last post
  15. Closed: Is it possible to implement any RTOS to atmel FPSLIC device?

    Started by senthilkumar, 31st December 2003 12:40
    • Replies: 1
    • Views: 949
    7th January 2004, 06:28 Go to last post
  16. Closed: I need Primecell DMA controller

    Started by ICdesign, 7th January 2004 04:00
    • Replies: 0
    • Views: 1,057
    7th January 2004, 04:00 Go to last post
  17. Closed: What is FPGA and what its capabilities?

    Started by hayder78, 4th January 2004 09:38
    • Replies: 3
    • Views: 1,328
    6th January 2004, 06:10 Go to last post
  18. Closed: Spartan 3 - Interface 1.2V to TTL

    Started by ASIC, 5th January 2004 13:59
    • Replies: 2
    • Views: 1,552
    6th January 2004, 05:17 Go to last post
  19. Closed: Altera ByteBlaster II schematic

    Started by wj98765, 30th December 2003 12:37
    • Replies: 1
    • Views: 4,598
    5th January 2004, 16:40 Go to last post
  20. Closed: Question about Hold Time violation

    Started by always@smart, 5th December 2003 03:34
    • Replies: 10
    • Views: 3,479
    5th January 2004, 05:03 Go to last post
  21. Closed: How to do Clock devider in FPGA!??

    Started by always@smart, 5th November 2003 15:48
    • Replies: 19
    • Views: 5,340
    2nd January 2004, 11:00 Go to last post
  22. Closed: trace signals in vhdl code?

    Started by asic1984, 1st January 2004 01:20
    • Replies: 0
    • Views: 1,375
    1st January 2004, 01:20 Go to last post
  23. Closed: Problem with using LUTs in ISE6.1

    Started by alext, 15th December 2003 07:59
    • Replies: 2
    • Views: 1,208
    31st December 2003, 01:42 Go to last post
  24. Closed: xc2s10 and xc2s40 can interface +5V TTL logic

    Started by J_expoler2, 29th December 2003 19:53
    • Replies: 1
    • Views: 966
    29th December 2003, 20:42 Go to last post
  25. M*e*g*a*C*o*r*e A *L*T*E*R*A

    Started by Rfboy, 29th December 2003 18:38
    • Replies: 1
    • Views: 995
    29th December 2003, 19:05 Go to last post
  26. Closed: how to implement rtos in microblaz

    Started by senthilkumar, 29th December 2003 05:44
    • Replies: 3
    • Views: 1,690
    29th December 2003, 13:20 Go to last post
  27. Closed: How to implement real-time color interpolation with FPGA?

    Started by syj0815, 2nd December 2003 02:34
    • Replies: 8
    • Views: 2,714
    29th December 2003, 01:05 Go to last post
  28. Closed: Xilinx System Generator v3.1 was released!

    Started by leonqin, 18th March 2003 03:20
    • Replies: 8
    • Views: 2,499
    28th December 2003, 13:14 Go to last post
  29. Closed: [Req] Schematic of ByteBlaster II download cable

    Started by elektrom, 28th December 2003 04:47
    • Replies: 1
    • Views: 4,598
    28th December 2003, 08:41 Go to last post
  30. Closed: Looking for a cheap XCS10 replacement

    Started by twinsen, 24th December 2003 10:00
    • Replies: 3
    • Views: 2,002
    28th December 2003, 04:51 Go to last post