View RSS Feed

dpaul

  1. Using a Xilinx IP in your design without generating it using the Coregen flow.

    ----------------------------------------------------------------------------------------------------
    Using a Xilinx IP in your design without generating it using the Coregen flow.
    ----------------------------------------------------------------------------------------------------

    I will take the example of the LogiCORE IP - AXI Interconnect v.1.06.a (DS768).

    Consider the situation that you want to connect multiple masters and multiple slaves to a Xilinx ...
    Categories
    Uncategorized