

Static Random Access Memory

()


CONTENTS

- 1. Introduction of SRAM**
- 2. SRAM Cell and Basic Core Operation**
- 3. SRAM Chip Architecture**
- 4. High Speed SRAM Circuit Technique**


1. Introduction of Static Random Access Memory

1-1. Basic Architecture and AC/DC Characteristics

1-1-1. Functional Block Diagram of Standard SRAM



1-1-2. Typical Read Cycle Timing




Example of 1Mb SRAM

Parameter	Symbol	KM68V1002-12		KM68V1002-15		KM68V1002-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	12	-	15	-	20	-	ns
Address Access Time	t_{AA}	-	12	-	15	-	20	ns
Chip Select to Output	t_{CO}	-	12	-	15	-	20	ns
Output Enable to Valid Output	t_{OE}	-	6	-	7	-	8	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t_{LZ}	3	-	3	-	3	-	ns
Output Disable to High-Z Output	t_{OHZ}	0	6	0	7	0	8	ns
Chip Disable to High-Z Output	t_{HZ}	0	6	0	7	0	8	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	ns

(From SAMSUNG SRAM Databook 1996)



1-1-3. Typical Write Cycle Timing



Example of 1Mb SRAM

Parameter	Symbol	KM68V1002-12		KM68V1002-15		KM68V1002-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{WC}	12	-	15	-	20	-	ns
Chip Select to End of Write	t_{CW}	8	-	10	-	12	-	ns
Address Setup Time	t_{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	8	-	10	-	12	-	ns
Write Pulse Width	t_{WP}	12	-	15	-	20	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t_{WHZ}	0	6	0	7	0	9	ns
Data to Write Time Overlap	t_{DW}	6	-	7	-	8	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t_{OW}	3	-	3	-	3	-	ns

(From SAMSUNG SRAM Databook 1996)



1-1-4. DC and Operating Characteristics

Example of 1Mb SRAM DC Power

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Leakage Current	ILI	VIN=Vss to Vcc	-2	2	uA
Output Leakage Current	ILO	/CS=VIH or /OE=VIH or /WE=VIL VOUT=Vss to Vcc	-2	2	uA
Operating Current	ICC	Min. Cycle, 100% Duty /CS=VIL, VIN=VIH or VIL, IOUT=0mA	-	200	mA
Standby Current	ISB	Min. Cycle, /CS=VIH	-	20	mA
	ISB1	f=0MHz, /CS ≥ Vcc-0.2V, VIN ≥ Vcc-0.2V or VIN ≤ 0.2V	Normal	10	mA
			L-ver.	0.1	
Output Low Voltage	VOL	IOL=8mA	-	0.4	V
Output High Voltage	VOH	IOH = - 4mA	2.4	-	V

(TA= 0 to 70°C, Vcc=3.3V ± 0.3V)

(From SAMSUNG SRAM Databook 1996)




1-2. SRAM Features

1-2-1. Low Power SRAM


- Low Power Supply Voltage : 5V -> 3V -> 1.8V -> sub 1.0V
-> Low Power Dissipation for Handheld Application
- Low Standby Power Dissipation : 100uA -> 10uA -> 1uA
-> support for Data Retention Application
- Small Size Package : sTSOP, CSP(uBGA, FPBGA), MCP
-> reduce the package area for Handheld Application

Data Retention Mode

Transition Timing to Battery



Battery Back-Up System



1-2-2. FAST SRAM


- Power Supply Voltage : 5V, 3.3V
 - > JEDEC standard power supply voltage
- Low Operating Power Dissipation
 - > Application for large amount of SRAM usage
- FAST Speed requirements : 8ns-20ns

1-2-3. Synchronous SRAM


- Low Power Supply Voltage : 3.3V -> 2.5V -> 1.8V
 - > Small geometry Transistor technology to improve speed
- Various Sync. SRAM Features : LW(Late Write), DLW(Deep Late Write),
DDR(Double Data Rate)
 - > Late Write operation to enhance the bus efficiency
- High Bandwidth Interface : LVTTL -> LVCMOS -> HSTL
- FAST Speed Requirements : 150MHz-over 500MHz(1Gbps)
- High Performance Package Solution : TQFP, BGA, FCBGA

Various Sync. SRAM Features


Standard Write (Register-Register/Pipe Line)




Standard Write (Register-Latch/Flow Through)




Late Write (Register-Register/Pipe Line)




Late Write (Register-Latch/Flow Through)



Deep Late Write (Register-Register/Pipe Line)




Double Data Rate (Register-Register/Pipe Line)



High Bandwidth Interface

Voltage




1-3. SRAM cell Technology

- Low cost, High Density Commodity SRAM for Small Microprocessor controlled system
 - . Change from NMOS Cell to Mix-MOS Cell
- Low Standby power for Battery Back-Up and Battery Operated System
 - . Change from Mix-MOS Cell to TFT(Thin Film Transistor) or Full CMOS Cell
- FAST speed for Cache SRAM
 - . Change from NMOS Cell to Mix-MOS or Full CMOS Cell

1-3-1. History of SRAM memory cells

PMOS Enhancement Load Cell

- Substituting Bipolar SRAM Cell
 - . High device yield and low cost
 - . Low standby power dissipation as compared with the bipolar SRAM cell
- Use diffusion process to make MOS transistor in mid of 1960s
 - . Limitation of the low power supply voltage due to increase V_{tp}




- . 64 bit Array
- . SiO₂ 120nm
- . V_{dd} = -18V
- . 150 - 200ns

(From Joseph H. Friedrich ^[1], Fairchild 1968)

NMOS Enhancement Load Cell

- Substituting PMOS Load SRAM Cell
 - . Meet sub 100ns speed
- Use high doping substrate or substrate bias in end of 1960s
 - . High stand-by power dissipation
 - . Limitation of small cell size




- . 144 bit Array
- . Vdd = 12V
- . 40ns write cycle

(From Yasuo Tarui. et al., ^[2] NEC 1969)

NMOS Depletion Load Cell

- Substituting NMOS Enhancement Load SRAM Cell
 - . Fully static with no dynamic or bootstrapped node
 - . Low voltage operation (5V supply voltage) due to the low threshold voltage
- Use ion implantation process
 - . High stand-by power dissipation
 - . Limitation of small cell size





. 1K bit Array
. SiO₂ 120nm
. V_{dd} = 5V
. 150ns

(From R.M.Jecmen. et al., [3] Intel 1974)



High-Resistivity Poly Load Cell (Mix-MOS)

- Substituting NMOS Load SRAM Cell
 - . Cost effective chip size
 - . Low stand-by dissipation
- Negative Temperature Coefficient Resistance: $I_{sb} = I_0 \exp(-E_a/KT)$
 - . Compensate the temperature dependence of the junction leakage current and the subthreshold current
- Have been used 16Kb SARM to 1Mb SRAM since end of 1970s
 - . Limitation of low stand-by power dissipation for high density SRAM
 - . Limitation of low power supply voltage (less 2.5V) operation
- High density limitation ^[4]
 - . SLOW : 4Mb (with 1uA stand-by current)
 - . FAST : 4Gb (minimum 4mA stand-by current)




TFT (Thin Film Transistor) Load Cell

- Compatible cell size as compared with poly load cell
- Low stand-by power dissipation with retaining data retention voltage
- Improved SER (Soft Error Rate)
- Using high density SRAM (4Mb SRAM) since end of 1980s
 - . Complicated process
 - . Limitation of low power supply voltage (less 3.0V) operation




Bottom Gate TFT



Top Gate TFT


Full CMOS Cell

- Ultra low stand-by power dissipation with good data retention characteristics
- Good stability for wide noise margin
 - . Less 2.0V low power supply voltage operation
- Good SER (Soft Error Rate) Characteristics
- Future SRAM Technology for Low V_{dd}/Ultra High speed product
- Limitation of small cell size
 - . Mainly used internal cache of MPU




1-3-2. Comparison of layout of load devices in SRAM memory cells

NMOS and Mix-MOS SRAM cell




- Cell size reduction
 - . scaling from 3 μ m CMOS to 2 μ m CMOS
 - . adding the second level of polysilicon for the stacked load resistor [5]

Full CMOS SRAM cell



Single aluminum interconnect



Double aluminum interconnect

- Cell size reduction
 - . adding the second level of metal for the local interconnection [6]

1-4. SRAM Technology for Peripheral Circuits

- MOS SRAMs are the fastest MOS memories.
- Bipolar SRAMs are the fastest of all memories.

1-4-1. Bipolar

- Application for ultra high speed SRAM
 - . Cache and Main Memory in high performance mainframe computers
 - . ECL interface
- High cost and High power dissipation

1-4-2. NMOS

- Lower cost than Bipolar
- Limitation of high density and high performance due to complicated circuit design
 - . need dynamic circuit and bootstrapped circuit technique
- Limitation of low power dissipation and high speed



1-4-3. CMOS

- Low cost and low power dissipation
- Easy to make high density SRAM
- Limitation of high speed
 - . improve the MOS Transistor
 - . use Dynamic Gate Logic



1-4-4. BiCMOS

- High speed
 - . application for small volume/high performance
- Complicated process ^{[7][8]}
 - . use triple diffused BiCMOS process
- Limitation of low power supply voltage ^[9]
 - . improve the MOS Transistor (Lower V_{th})
 - . use BiNMOS or NBiCMOS
 - . Base boost technique

Propagation Delay with Process Technology (From H.G. Byun et al. [10], Samsung 1995)




Propagation Delay with Inverter Logic (From H.G. Byun et al. [10], Samsung 1995)



2. SRAM Cell and Basic Core Operation


2-1. SRAM Cell Operation

2-1-1 Chip Power-Down Mode (Stand-By)



- One inverter is always ON for the Poly Load or NMOS Load cells when in the standby mode.
 - . Current(Isb) is drawn from Vdd
- In the Full-CMOS cell, one transistor in each of the coupled inverters is OFF.
 - . Only junction leakage current is drawn from Vdd

2-1-2. Data Retention



- Data Retention Voltage (Vdr)

. Min. power supply voltage to retain high node data in the standby mode.

- a prerequisite of Data Retention

$$I_{on} [= (V_{dd} - V_{nh}) / R] \geq I_{sp} + I_{sd} + I_j$$


Where I_{on} = Charge Current

I_{sp} = Subthreshold current of Pass Transistor @ $V_{DS}=V_{nh}-V_{bl}$, $V_{GS}=0V$



I_{sd} = Subthreshold current of Pull-down Transistor @ $V_{DS}=V_{nh}$, $V_{GS}=V_{nl}$

I_j = Junction leakage for high node @ V_{nh}


Data Retention Margin



High Resistive Poly Load Cell





TFT (Thin Film Transistor) Load Cell





(From T.Y.OOTAMI. et al. [11], Toshiba 1990)



Read/Write Margin Analysis





2-2-1. Poly Load Cell Read/Write Operation



TP: MEMORY CELL TRIP VOLTAGE

2-2-2. Full CMOS Cell Read/Write Operation




TP: MEMORY CELL TRIP VOLTAGE

2-3. SRAM Cell Stability

2-3-1 Static-Noise Margin (SNM)

What is the Static-Noise margin (SNM)?



V_n : Static Noise Source

SNM : Maximum Value of V_n


Static-Noise margin (SNM) for Poly Load Cell (From E. Seevink. et al. [12], 1987)

Assumption

- Q1, Q2, Q3 : Saturation Region
- Q4 : Linear Region

MOS Models

- $I_d = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{gs} - V_{th})^2$ Saturation Region
- $I_d = \mu C_{ox} \frac{W}{L} (V_{gs} - V_{th} - \frac{1}{2} V_{ds}) V_{ds}$ Linear Region
- where $\mu C_{ox} \frac{W}{L} = \beta$



Analytic Expressions

- Kirchhoff Current Equation
 $I_{d1} = I_{d3}$, $I_{d2} = I_{d4}$
- Kirchhoff Voltage Equation
 $V_{gs3} = V_n + V_{ds4}$
 $V_{gs1} = V_{dd} - V_n - V_{gs4}$
 $V_{gs2} = V_{dd} - V_{ds4}$



Results

$$SNM(V_{n(MAX)}) = \frac{-1}{+1} V_{th} + \frac{\sqrt{2 + \frac{1}{\beta_1 \beta_2}}}{\left(\frac{1}{\beta_1} + 1\right)} (V_{dd} - V_{th})$$

where (Cell Ratio) = d / a




Saturated Enhancement Load Inverter




SNM of Poly Load Cell

DC Transfer Characteristics




- Good correlation between theory equation and simple model
- Slope difference for the extended model simulation
- > caused by omitted short channel effect from the simple model

SNM with Supply voltage (From E. Seevink, et al. [12], 1987)



SNM with Cell ratio (From E. Seevink, et al. [12], 1987)




Static-Noise margin (SNM) for Full CMOS Cell (From E. Seevink, et al. [12], 1987)

Assumption

- Q2, Q3 : Saturation Region
- Q4, Q5 : Linear Region

MOS Models

- $I_d = \frac{1}{2} (V_{gs} - V_{th})^2$ Saturation Region
 - $I_d = \mu C_{ox} \frac{W}{L} V_{ds} (V_{gs} - V_{th} - \frac{1}{2} V_{ds})$ Linear Region
- where $\mu = \frac{q}{m} \frac{v_{sat}}{v_{th}}$



Analytic Expressions

- Kirchhoff Current Equation
 $I_{d3} = I_{d5}$, $I_{d2} = I_{d4}$
- Kirchhoff Voltage Equation
 $V_{gs3} = V_n + V_{ds4}$
 $V_{gs5} = V_{dd} - V_n - V_{ds4}$
 $V_{ds5} = V_{dd} - V_n - V_{gs4}$
 $V_{gs2} = V_{dd} - V_{ds4}$

Results

SNM ($V_n(\text{MAX})$)



$$= V_{th} - \frac{1}{(k+1)} \left[\frac{V_{dd} - \frac{2+1}{+1} V_{th}}{1 + \frac{1}{k(+1)}} - \frac{V_{dd} - 2V_{th}}{1 + k \frac{1}{q} + \frac{1}{q} (1 + 2k + k^2 \frac{1}{q})} \right]$$

where (Cell Ratio) = $\frac{d}{a}$ $q = \frac{p}{a}$

$$k = \frac{1}{+1} \left(\frac{+1}{+1 - V_s^2 / V_r^2} - 1 \right) \quad k = \frac{V_s - \frac{1}{+1} V_{th}}{V_s = V_{dd} - V_{th}}$$




Saturated Enhancement Load Inverter




SNM of Full CMOS Cell

DC Transfer Characteristics




- Good correlation between theory equation and simulation
 --> Short channel effect is compensated by the PMOS transistor.
- Optimum SNM can be obtained through proper choice of ratio (r and q) for Vdd.

SNM with Supply voltage (From E. Seevink, et al. [12], 1987)





SNM with Cell ratio (From E. Seevink, et al. [12], 1987)




Static-Noise Source (V_n)

- DC Disturbance
 - . Layout Pattern Offset
 - . Process mismatches
 - : Non-uniformity of ion-implantation or Gate oxide thickness etc.
- Dynamic Disturbance
 - . Alpha() Particles
 - . Crosstalk
 - . Voltage supply ripple
 - . Thermal noise

Memory cell Asymmetry




2-3-2. Dynamic-Noise Margin (DNM) (From Barbara Chappel. et al. ^[13], 1985)



Assumptions

- Q2, Q3 : Weaker Device
 - . High Threshold Voltage
 - . Longer channel Length
 - . Narrow channel width
- BL and /BL are precharged to Vdd



(1) Region 1

- The device on the high node of the cell (Q3) did not conduct during the read.

(2) Region 2

- Current through Q3 caused some discharging of the stored high during the read
 - the voltage on the low node ??having increased enough to turn Q3 momentarily while the large precharged bitline capacitance was being discharged.

(3) Region 3


- The current through Q3 more than compensated the discharge current through Q1.

(4) Region 4

- The cell switches to the opposite state because the devices have been mismatched.



2-4. SRAM Cell Speed and Power



$$dt = [C_{tot} / I_{read}] dV$$


Where dt is read speed for core (bit line and data bus line) operation.

C_{tot} is capacitance load fixed by SRAM density.

I_{read} is cell current fixed by pass gate size (A)

dV is voltage swing fixed by ratio (D : A)

2-5. Memory Cell Alpha Particle Sensitivity



$$\Delta V = Q_{\alpha} / C_{\text{cell}}$$

To improve SER immunity


- Decreasing Q_{α} [14]
 - . Polyimide coating (blocks alphas)
 - . Adopting a p-well structure is useful in reducing the collection efficiency
 - . The area ratio of n+ storage region(A and B) to the other n+ region(Vdd and Ground., etc) has to be small to reduce the collection efficiency
 - . The two individual storage nodes(A and B) are placed closely.
- Decreasing Charging Time of the High Storage Node [15]
 - . use DWL(Divided Word Line) architecture to increase average interval time (t_1)
 - . use TFT(Thin Film Transistor) Load or Full CMOS cell to decrease Charging time (t_{ch})
- Balance the Load characteristics to improve the stability
- Increasing cell capacitance and cell stability (Cell size issue)

3. SRAM Chip Architecture

3-1. High Density SRAM Array

3-1-1. Problems

Example of 64K SRAM Architecture




- Power Dissipation for Read operation
: 256 Column @ 100uA/Column
= **25.6mA**
- Word Line Speed
: Resistance (R) $256 \times 10\mu\text{m} / 1\mu\text{m} \times 5 \text{ Ohm}/\square$
= 12.8 Kohm
: Capacitance (C) $2 \times 256 \text{ Gates} @ 2\text{fF}$
= 1.024 pF
RC Delay = 13.1ns
- Bit Line Speed
: Capacitance (C) $256 \text{ cells} \times 3.9\text{fF}/\text{cell}$
= 1 pF
: Bit Line Slew Rate ($dV/dt = I_{\text{read}}/C_{\text{BL}}$) = 100mV/ns
2ns for 200mV swing

Where $I_{\text{read}} = 100\mu\text{A}/\text{Column}$
 Poly1(for Word Line) Resistance $5 \text{ Ohm}/\square$
 Line Width $1\mu\text{m}$
 capacitance $2\text{fF}/\text{gate}$
 Bit Line Capacitance (CBL) $3.9 \text{ fF}/\text{cell}$



3-1-2. Divided Word Line & Bit Line Architecture

Example of 64K SRAM Architecture




- Power Dissipation for Read operation
: 64 Column @ 100uA/Column
= **6.4mA**
- Word Line Speed
: Resistance (R) $64 \times 10\mu\text{m}/1\mu\text{m} \times 5 \text{ Ohm}/\square$
= 3.2 Kohm
: Capacitance (C) $2 \times 64 \text{ Gates} @ 2\text{fF}$
= 0.256 pF
RC Delay = 0.8ns
- Bit Line Speed
: Capacitance (C) $128 \text{ cells} \times 3.9\text{fF}/\text{cell}$
= 0.5 pF
: Bit Line Slew Rate ($dV/dt = I_{\text{read}}/C_{\text{BL}}$) = 200mV/ns
1ns for 200mV swing



Where $I_{\text{read}} = 100\mu\text{A}/\text{Column}$
 Poly1(for Word Line) Resistance $5 \text{ Ohm}/\square$
 Line Width $1\mu\text{m}$
 capacitance $2\text{fF}/\text{gate}$
 Bit Line Capacitance (CBL) $3.9 \text{ fF}/\text{cell}$

3-2. Chip Architecture for High Density SRAM

3-2-1. Divided word line (DWL) structure^[16]




Simplified schematic concept of DWL




Performance enhancement on 64K RAM

3-2-2 Shared word-line and hierarchical word-line structure^[17]




Shared word-line structure for a 72K SRAM

3-2-3 Divided bit-line structure^[18]



Block diagrams of shorten the bit-lines



3-2-4. Variable Impedance Bitline Loads^[19]





4. High Speed SRAM Circuit Technique

4-1. Address transition detection (ATD) for improved speed^[20]

ATD - Address transition Detection





ATD - How it is used



4-2. Fast sense amplifier

- Determine the sense amplifier scheme^[21]
 - . Current mirror amplifier with high CMRR(Common -mode rejection ratio)
 - . Current multiplier with high driving capability
- Determine the number of stage

Data Sensing Scheme




$$\text{Current Mirror: } \frac{(W/L)n2}{(W/L)n1} = \frac{(W/L)p2}{(W/L)p1} = 1$$


$$\text{Current Multiplier: } \frac{(W/L)n2}{(W/L)n1} = \frac{(W/L)p2}{(W/L)p1} = N > 1$$

Speed vs. Gain - How many stages?



CASE 1: 1 Stage - $A = 16$



CASE 2: 4 Stage - A = 2





4-3. Dynamic circuitry^[22]




- Separate pull-up and pull-down operation during transition time.
- Lower the loading on output driver.
- Decrease the switching logic threshold.

Basic Dynamic gate (From T. Chappell et al. [23], 1991)




Qs: Slow Keeper Transistor
Qf: Fast Transistor for Enable Path
Qr: Reset Transistor for Self-Resetting




4-4. Fast datapath (From Sasaki, K. et al. [24], 1988)

- Reduce the address decoder delay using PMOS load decoders and Divided wordline Architecture
- Short bit-line & Data Bus using 90° rotated architecture


Address Decoder



PMOS load decoder




CMOS load decoder




trade-off in current and cycle time

Short bit-lines Architecture



traditional orientation of word-lins and bit-lines

(From Kohno, Y et al. [25], 1988)



layout at 90° to traditional orientation intended to shorten the bit-lines


(From Sasaki, K. et al. [24], 1988)



4-5. Interface Circuit Technique

- Reduce the impedance variation with temperature and voltage

Impedance Controlled Output Driver Scheme (From Pilo, H. et al. [26], 1996)



References

- [1] J.H. Friedrich , “A coincident-select MOS storage Array” , IEEE Journal of Solid-State Circuits, Sep 1968, PP280-285
- [2] Y. Tarui. et al., “A 40ns 144bit n-channel MOS LSI Memory” , IEEE Journal of Solid-State Circuits, Oct 1969, PP271-279
- [3] R.M. Jecmen. et al., “HMOS II Static RAMs overtake bipolar competition” , Electronics, Vol. 52, Sep 1979, PP124-128
- [4] H. Kato. et al., “Consideration of poly-si loaded cell Capacity Limits for Low Power and High-Speed SRAMs” , IEEE Journal of Solid-State Circuits, Apr 1992, PP683-685
- [5] T. Ohzone, et al., “ Ion-Implanted Ti Poly Crystalline-Silicon High Value Resistor for High density Poly Load Static RAM Application” , IEEE Trans. Electron Devices, ED-32, 1985, PP1749
- [6] T. Watanabe, et al., “A Better Backup 64K CMOS SRAM with Double-Level Aluminum Technology” , IEEE Journal of Solid-State Circuits, Oct 1983
- [7] K. Miyata, “BiCMOS Technology overview” , 1987 IEDM Short Course on BiCMOS Technology, Oct 1987
- [8] Young. I. et al., “A High Performance 256K TTL SRAM Using 0.8um Triple Diffused BiCMOS with 3V Circuit Techniques” Symposium on VLSI Circuits, Digest of Technical Papers, May 1991, PP17-18
- [9] H. Momose. et al., “A Supply Voltage Design for half Micron BiCMOS gates”, Symposium on VLSI Technology , Digest of Technical Papers, May 1989, PP55-56
- [10] H.G. Byun. et al., “ SRAM ”, 22 2 , 95 2 , PP90-97
- [11] T.Y. Ootani. et al., “A 4Mb CMOS SRAM with a PMOS Thin-Film Transistor Load cell”, IEEE Journal of Solid-State Circuits, Oct 1990, PP1082-1091
- [12] Evert Seevinck. et al., “Static Noise Margin Analysis of MOS SRAM cells”, IEEE Journal of Solid-State Circuits, Oct 1987, PP748-754[11] B. Chappel. et al., Stability and SER Analysis of Static RAM cells ?, IEEE Journal of Solid-State Circuits, Feb 1985, PP383-399
- [13] B. Chappel. et al., “Stability and SER Analysis of Static RAM cells”, IEEE Journal of Solid-State Circuits, Feb 1985, PP383-399

- [14] K. Anami. et al., “A 35ns 16K NMOS Static RAM”, IEEE Journal of Solid-State Circuits, Oct 1982, PP815-820
- [15] M. Yoshimoto. et al., “A Divided Word-Line Structure in the Static RAM and its Application to a 64K Full CMOS RAM”, IEEE Journal of Solid-State Circuits, Oct 1983, PP479-484
- [16] M. Yoshimoto. et al., “A Divided Word-Line Structure in the Static RAM and its Application to a 64K Full CMOS RAM”, IEEE Journal of Solid-State Circuits, Oct 1983, PP479-484
- [17] M. Segawa, et al, “A 18ns 8KW x9b NMOS SRAM”, ISSCC Proceedings, Feb. 1986, PP202
- [18] S.T. Flannagan. et al., “ Two 13ns 64K CMOS SRAMs with very low Active Power and Improved Asynchronous Circuit Technique”, IEEE Journal of Solid-State Circuits, Oct 1986, PP692-702
- [19] Yamamoto, S. et al., “A 256K CMOS SRAM with Variable Impedance Data-Line Loads”, IEEE Journal of Solid States Circuits, Vol. SC-20, No.5, Oct. 1985, PP924
- [20] L. C. Sood, et al., “A 35ns 2Kx8 HMOS Static RAM”, IEEE Journal of Solid-State Circuits, Oct 1983, PP498
- [21] K. Ochii, et al., “A 17ns 64K CMOS SRAM with a Schmitt Trigger Sense amplifier”, ISSCC Proceedings, Feb. 1985, PP64
- [22] Proceedings of VLSI Circuit Workshop , 1996 Symposium on VLSI Circuits
- [23] T. Chappell et al., “A 2ns Cycle, 4ns Access 512Kb CMOS ECL SRAM”, ISSCC Digest of Technical Papers, Feb 1991, PP50-51
- [24] Sasaki, K. et al., “A 15ns 1-Mbit CMOS SRAM”, IEEE Journal of Solid State Circuits, Vol. 23, No.5, Oct 1998, PP1067
- [25] Kohno, Y. et al., “A 14ns 1Mb CMOS SRAM with Variable Bit Organization, IEEE Journal of Solid State Circuits, Vol. 23, No.5, Oct. 1988, PP1060
- [26] Pilo, H. et al., “A 300MHz, 3.3V 1Mb SRAM Fabricated in a 0.5um CMOS Process”, ISSCC Digest of Technical Papers, Feb. 1996, PP148-149