

the VPP pad current ( $I_{vpp}$ ) are therefore smaller than  $1 \mu\text{A}$  before two kinds of stresses. Table III illustrates ESD testing results of two IC pin combinations, VPP-VDD and VPP-VSS. ESD currents flow from the VPP pad to the VDD or VSS pad (VDD and VSS in 0 V), respectively. ESD testing results show this test-chip can pass human body mode (HBM) in 2.5 kV and machine mode (MM) in 250 V without OTP memory false-programmed issues. Finally, Table IV shows that there are no falsely-programmed events under latch-up overstress conditions. Regardless of whether there are positive/negative current stresses ( $+IT/ -IT$ ) 200 mA or positive voltage stress ( $+VT$ ) 8.25 V, this test-chip can successfully pass the latch-up testing criteria [15], and its power and VPP pad currents can be kept smaller than  $0.2 \mu\text{A}$ .

## VI. CONCLUSION

After silicon data verification, this new circuit architecture has been proven to provide power-switch functions in one I/O pad very well. Both functions of programming the OTP memory and processing the I/O signal can work well. Circuit designers can adopt this scheme to save one bonding pad. Furthermore, the functionalities of ESD protection and latch-up prevention for the IC product can also be approached.

This architecture can be applied for all technologies, and a similar architecture has also been proved in the micro-electro-mechanical-systems product processed in  $0.18 \mu\text{m}$ .

## ACKNOWLEDGMENT

The authors would like to thank C. Chang for her testing support and S. Huang, J. Lee, H. Lee, and M. Ho for their help in project planning.

## REFERENCES

- [1] S. Shukuri, K. Yanagisawa, and K. Ishibashi, "CMOS process compatible IE-flash (inverse gate electrode flash) technology for system-on-a-chip," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2001, pp. 179–182.
- [2] J.-I. Miyamoto, J.-I. Tsujimoto, N. Matsukawa, S. Morita, K. Shinada, H. Nazawa, and T. Iizuka, "An experimental 5-V-only 256-Kbit CMOS EEPROM with a high-performance single-polysilicon cell," *IEEE J. Solid-State Circuits*, vol. SC-21, no. 5, pp. 852–860, Oct. 1986.
- [3] B. Carney, E. Lucero, R. Mendel, and H. Reiter, "Configurable EEPROMs for ASICs," in *Proc. IEEE Custom Integr. Circuits Conf.*, 1988, pp. 4.2.1–4.2.4.
- [4] R. J. McPartland and R. Singh, "1.25 volt, low cost, embedded FLASH memory for low density applications," in *Techn. Dig. Symp. VLSI Circuits*, 2000, pp. 158–161.
- [5] R. S. C. Wang, R. S. J. Shen, and C. C. H. Hsu, "Neobit-high reliable logic non-volatile memory (NVM)," in *Proc. 11th IPFA*, 2004, pp. 111–114.
- [6] W.-M. Ku and H.-P. Tsai, "Voltage selective circuit of power source," U.S. Patent 7 288 964 B2, Oct. 30, 2007.
- [7] S.-C. Huang, W.-Y. Lin, Z.-L. Lee, and K.-W. Chang, "Power switch embedded in ESD PAD," U.S. Patent Provisional Application No. 61/167868, Oct. 14, 2010.
- [8] S.-C. Huang, K.-H. Chen, H.-M. Chen, M.-C. Ho, and R. S.-J. Shen, "ESD avoiding circuits for solving OTP memory falsely programmed issues," *IEEE Circuits Syst. Mag.*, vol. 10, no. 2, pp. 30–39, 2010.
- [9] eMemory Technology, Jhubei City, Taiwan, "eMemory datasheet," E001X32GSB9\_H4\_v1.0, 2008.
- [10] M. T. M. Pelgrom and E. C. Dijkmans, "A 3/5 V compatible I/O buffer," *IEEE J. Solid-State Circuits*, vol. 30, no. 7, pp. 823–825, Jul. 1995.
- [11] S.-C. Huang, K.-H. Chen, and H.-M. Chen, "Electrostatic discharge avoiding circuit," U.S. Patent Appl. 20080316660, Jun. 20, 2007.
- [12] R. C. Steele, "Power-up reset circuit," U.S. Patent 4 983 857, Jan. 8, 1991.
- [13] H.-P. Tsai and Y.-M. Hsu, "Power supply voltage switch circuit," U.S. Patent 7 215 043, May 8, 2007.
- [14] *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*, JEDEC Standard, JESD22-A114D, page 3, revision of JESD22-A114C.01, Mar. 2005.
- [15] *IC Latch-Up Test*, JEDEC Standard, JESD78A, Mar. 1997, revision of JESD78, page 10.

## Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron

Golnar Khodabandehloo, Mitra Mirhassani, and Majid Ahmadi

**Abstract**—An important part of any hardware implementation of artificial neural networks (ANNs) is realization of the activation function which serves as the output stage of each layer. In this work, a new NMOS/PMOS design is proposed for realizing the sigmoid function as the activation function. Transistors in the proposed neuron are biased using only one biasing voltage. By operating in both triode and saturation regions, the proposed neuron can provide an accurate approximation of the sigmoid function. The neuron circuit is designed and laid out in 90-nm CMOS technology. The proposed neuron can be potentially used in implementation of both analog and hybrid ANNs.

**Index Terms**—Activation function, analog neuron, sigmoid function, sigmoidal neuron.

## I. INTRODUCTION

Artificial neural networks (ANNs) are used in a wide range of applications from signal processing systems to miscellaneous control devices [1]–[5]. Realization of activation function of neurons is one of the major challenges in hardware implementation of ANNs.

Both digital and analog modules can be used to realize the activation function in hardware implementations depending on the type of the neural network. Neural networks can be generally categorized into three groups: digital, analog, and hybrid (mixed-signal) neural networks.

In digital neural networks, both synaptic weight storage cells and activation function are realized by digital gates such as lookup tables (LUTs) which are generally used to approximate the activation function [6]–[8]. In analog neural networks, on the other hand, analog circuits are used both to estimate the activation function and to store the synaptic weights [1], [9]–[11].

The third group of neural networks are hybrid neural networks (HNNs) which are a combination of digital and analog gates [4], [5], [12]–[20]. In HNNs, analog circuits are employed to realize the activation function while weights are stored digitally.

Area and power consumption of analog activation functions are generally less than that of digital implementations [11], [17]–[19]. However, analog circuits are more vulnerable to mismatch and process violations. In addition, digital implementation usually results in a better estimation of the ideal activation function. Consequently, it is important to make analog implementation of neurons more accurate to profit from both an area/power efficient design and an appropriate realization at the same time.

Activation function produces the output of each layer in the feed forward neural networks according to the value of its input. Several activation functions are generally used such as step function, tangent hyperbolic and sigmoid function. The last two ones are nonlinear functions which generate an S shaped curve. In this work, the sigmoid function is realized with an output between 0 and 1.

Manuscript received June 09, 2010; revised December 01, 2010; accepted January 06, 2011. Date of publication February 22, 2011; date of current version March 12, 2012.

The authors are with the Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON N9B 3P4, Canada (e-mail: khodaba@uwindsor.ca; mitramir@uwindsor.ca; ahmadi@uwindsor.ca).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TVLSI.2011.2109404

For many years, transistor characteristics in different operating regions (triode and saturation) has been used for function realization in analog implementations [9], [21]. A previously reported neuron employs the transistor square law in saturation region to generate the sigmoid function [4], [5], [15]–[17]. This neuron is a resistive-type neuron as it has a current input/voltage output characteristic. However, transistors are working only in off or saturation regions. Transistors jumping from one region to the other one introduces noise spikes to the power line. In addition, all the transistors are off for a certain range of inputs which makes the output unreliable for that range.

In this paper, a new resistive-type neuron is designed which generates the sigmoid function based on the transistor characteristics in both triode and saturation regions; consequently, it approximates the sigmoid function smoother and with more precision compared to the previous design. Furthermore, the proposed neuron offers a linear relation between input current and output voltage for a certain range of inputs which matches the linear approximation of the sigmoid function using Taylor series.

The proposed neuron is designed and simulated in 90-nm STM CMOS technology and simulation results are compared to those of the previously reported neuron. Simulations show that the proposed neuron is less sensitive to process variations, and the area consumption of the proposed neuron is less than that of the previous design.

This paper is organized as follows. The proposed neuron specifications are discussed in Section II. Section III includes the sigmoid function approximation. In Section IV, simulation results and comparisons are reported followed by the conclusion.

## II. RESISTIVE-TYPE SIGMOIDAL NEURON

Sigmoid function is a nonlinear function which maps each input to an output in the range of  $[0, 1]$ . The sigmoid function considered in this paper is also known as the logistic function and is defined as follows:

$$f(t) = \frac{1}{1 + e^{-t}}. \quad (1)$$

Analog realization of the activation function [4], [5], [12]–[17] provides a fast and power efficient realization compared to the digital realization in a noticeably smaller area [11], [17]–[19]. Analog compact realizations, however, suffer from lack of precision and are vulnerable to mismatch and circuit variations.

Based on the resistive-type neuron introduced in [14], a resistive-type neuron with low sensitivity to circuit variations has been employed in [4], [5], [15]–[18] to generate a sigmoid-like function for analog implementations of neural networks. Since the transistors are jumping from saturation region to off region and vice versa, this neuron intrinsically has a spiking character. This issue increases the total noise of the circuit specially in a system-on-chip (SoC) design with lots of neurons. Furthermore, it fails to follow the sigmoid function for a range of currents near zero where all of its transistors are off.

The proposed neuron is designed such that it can use transistors in both triode and saturation operation regions. Fig. 1 shows the proposed circuit to approximate the sigmoid function.

In the neuron presented in Fig. 1, the input to the neuron is the summation current from the synapses. Depending on the value of the input current, a voltage is generated at the output node. This neuron, named a resistive-type neuron, has a resistive-like nature.

The proposed design needs only one reference voltage to bias the transistors as  $V_{B1}$  is equal to  $V_{B2}$ . Transistors  $M5$  and  $M6$  are sized to generate the biasing voltage of  $V_B = V_{dd}/2$  while transistors  $M1$ ,  $M2$ ,  $M3$ , and  $M4$  generate the sigmoid function. Transistor sizes are outlined in Table I; the value for  $L$  is selected equal to  $0.2 \mu\text{m}$  for all the transistors.




Fig. 1. Schematic of the proposed resistive-type sigmoidal neuron.

TABLE I  
TRANSISTOR SIZES OF THE PROPOSED NEURON

Transistor	M1	M2	M3	M4	M5	M6
(W/L)	5.3/1	2.7/1	4/1	1.3/1	4/1	1.3/1

TABLE II  
OPERATING REGIONS OF THE PROPOSED NEURON

Region	$I_{in}$	$V_{out}$	M1	M2	M3	M4
I	$< 0$	$0 \leq V_{out} \leq V_B - V_{tn}$	off	sat	sat	triode
II	$< 0$	$V_B - V_{tn} \leq V_{out} \leq V_B$	off	off	sat	sat
	$= 0$	$V_{out} = V_B$				
	$> 0$	$V_B \leq V_{out} \leq V_B +  V_{tp} $				
III	$> 0$	$V_B +  V_{tp}  \leq V_{out} \leq V_{dd}$	sat	off	triode	sat

The proposed neuron of Fig. 1 operates in three regions as are summarized in Table II.

Input current,  $I_{in}$ , in each region is calculated according to the region of operation of the transistors. For ease of calculation, threshold voltage of NMOSs,  $V_{tn}$ , is considered to be equal to that of PMOSs,  $V_{tp}$ , in all the equations ( $V_{tn} = V_{tp} = V_t$ ). The input/output node is at the source of  $M2$  and  $M1$  and the drain of  $M3$  and  $M4$ .

In region I, the input current sinking from the neuron causes a small voltage in the output node. Therefore, transistor  $M1$  turns off and  $M4$  enters the triode region while the other two transistors are in saturation region. Currents of transistors  $M2$  and  $M3$  enter the input/output node while current of  $M4$  exits the node; however, this current is smaller than the current of the other two transistors. The Input current in this region is defined as follows:

$$I_{in} = -\frac{1}{2}k_n S_2 (V_B - V_{out} - V_t)^2 (1 + \lambda(V_{dd} - V_{out})) - \frac{1}{2}k_p S_3 (V_{dd} - V_B - V_t)^2 (1 + \lambda(V_{dd} - V_{out})) + k_n S_4 \left( (V_B - V_t)V_{out} - \frac{1}{2}V_{out}^2 \right) \quad (2)$$

where  $S$  is defined as  $(W/L)$ .

The output voltage increases as the input current increases which causes a change in operating region of transistors. In region II, both  $M3$  and  $M4$  are in saturation region while the other two transistors are off. Region II can be divided into three subregions. The first subregion is when the current is negative. A negative current means that the current coming from  $M3$  to the input/output node is greater than the current exiting through  $M4$ . As the output voltage increases, the current of  $M4$  increases while the current of  $M3$  decreases. Second subregion starts when the output voltage reaches  $V_{dd}/2$ ; in this case,

the current is equal to zero which means that the currents of  $M3$  and  $M4$  are canceling each other. With increasing output voltage more, the current of  $M4$  becomes greater than that of the  $M3$ , which is the third subregion. Current in this region is approximated as follows:

$$I_{in} = -\frac{1}{2}k_p S_3 (V_{dd} - V_B - V_t)^2 (1 + \lambda(V_{dd} - V_{out})) + \frac{1}{2}k_n S_4 (V_B - V_t)^2 (1 + \lambda V_{out}). \quad (3)$$

The input current is positive in region  $III$ . The corresponding value of the output voltage makes  $M1$  and  $M3$  to operate in saturation and triode regions, respectively, while the regions of operation for the other two transistors remain unchanged. The input current in this region is as follows:

$$I_{in} = \frac{1}{2}k_p S_1 (V_{out} - V_B - V_t)^2 (1 + \lambda V_{out}) + \frac{1}{2}k_n S_4 (V_B - V_t)^2 (1 + \lambda V_{out}) - k_p S_3 ((V_{dd} - V_B - V_t)(V_{dd} - V_{out}) - \frac{1}{2}(V_{dd} - V_{out})^2). \quad (4)$$

In region  $II$ , (3), in order to have  $I_{in}$  equal to zero while  $V_{out}$  is equal to  $V_{dd}/2$ ,  $k_p S_3$  is chosen equal to  $k_n S_4$ . This will set the center line of the output curve. Also, in Table I,  $S_2$  is equal to  $2S_4$  and  $3S_1$  is equal to  $4S_3$ . These transistor ratios are necessary in order to keep the symmetry around the center point  $I_{in} = 0$ .

To solve (2)–(4) for  $V_{out}$ , a constant voltage,  $V_{cons}$ , is defined as  $V_B - V_t = V_{dd} - V_B - V_t = V_{cons}$ . For (2) and (4), channel modulation effect is ignored ( $\lambda = 0$ ).

The following equations show the value of  $V_{out}$  in each region

$$\text{Region(I)} V_{out} = V_{cons} - \sqrt{\frac{I_{in} + (2k_p S_3 - 1)V_{cons}^2}{2k_p S_3}} \quad (5)$$

$$\text{Region(II)} V_{out} = \frac{I_{in}}{\lambda V_{cons}^2 k_p S_3} + \frac{V_{dd}}{2} \quad (6)$$

$$\text{Region(III)} V_{out} = \frac{1}{7}V_{cons} + \frac{3}{7}V_{dd} + \sqrt{\frac{6I_{in}}{7k_p S_3} + D} \quad (7)$$

where  $D$  is calculated through the following equation:

$$D = \frac{6V_{cons}V_{dd}}{7}(1 + V_{cons}) - \left(48\frac{V_{cons}}{7}\right)^2 - 12\left(\frac{V_{dd}}{7}\right)^2. \quad (8)$$

Equation (6) shows that  $V_{out}$  is a linear function of  $I_{in}$  in region  $II$  where both  $M3$  and  $M4$  operate in their saturation regions; this equation can be represented as follows:

$$V_{out} = RI_{in} + V_B, \quad R = \frac{1}{\lambda V_{cons}^2 k_p S_3}. \quad (9)$$

Input/output characteristic of the proposed neuron is shown in Fig. 2 for input currents between  $-70$  and  $70 \mu\text{A}$ .

### III. SIGMOID FUNCTION APPROXIMATION

Several approximation methods have been previously used for sigmoid function approximation such as centered recursive interpolation (CRI) [6], [23]. Taylor series are used in this section to approximate the sigmoid function in order to prove that the proposed neuron in an appropriate realization of such function. This section shows that using the Taylor series results in an accurate approximation of the sigmoid function with negligible error of less than 1.3%.




Fig. 2. Simulation result of the proposed neuron.

Sigmoid function of (1) can be rewritten as follows for  $-\infty < t < +\infty$ :

$$f(t) = \begin{cases} 1, & \text{for } t \rightarrow +\infty \\ \frac{e^t}{(1+e^t)}, & \text{otherwise} \\ 0, & \text{for } t \rightarrow -\infty. \end{cases} \quad (10)$$

Replacing  $e^t$  with  $1 + \alpha$  ( $\alpha > 0$ ) for  $t > 0$  and applying the Taylor series expansion of  $1/(1-x)$  for  $-1 < x < 1$  will result in the following equation:

$$\frac{e^t}{1+e^t} = 1 - \frac{1}{2} \left[ 1 - \frac{\alpha}{2} + \frac{\alpha^2}{4} - \dots \right] = \frac{1}{2} + \frac{\alpha}{4} \text{ for } 0 < \alpha \ll 1. \quad (11)$$

Similarly, the following equation is achieved for  $t < 0$ :

$$\frac{e^t}{1+e^t} = \frac{1}{2} - \frac{\alpha}{4} \text{ for } 0 < \alpha \ll 1. \quad (12)$$

According to the Taylor series expansion of  $e^x$  for  $-\infty < x < +\infty$ ,  $e^t$  can be estimated by the following equation:

$$e^t = 1 + t + \frac{t^2}{2!} + \dots = 1 + t \text{ for } |t| \ll 1. \quad (13)$$

Recalling that  $e^t$  is replaced with  $1 + \alpha$  or  $1 - \alpha$  in (11) and (12),  $t$  is almost equal to  $\pm\alpha$  for  $|\alpha| \ll 1$ .

To give an example to clarify the last statement, suppose  $\alpha$  is equal to  $\pm 0.1$ . Thus,  $e^t = \alpha + 1$  will be equal to 1.1 or 0.9. From (13),  $t$  is equal to  $0.095 \approx 0.1$  or  $-0.105 \approx -0.1$  for  $e^t = 1.1$  or  $e^t = 0.9$ , respectively.

From (11) and (12), the sigmoid function is linear while  $|t| \ll 1$  and can be estimated by  $1/2 + t/4$ .

Calculations show that sigmoid function of (10) is linear for  $-0.6 < t < 0.6$  with an error smaller than 1.3%. In addition, the sigmoid function can be approximated outside the range of  $-6$  and  $6$  by 0 and 1, respectively, with an error less than 0.3%. Therefore, (10) can be potentially estimated by the following equation:

$$f(t) = \begin{cases} 1, & 6 < t \\ \frac{e^t}{(1+e^t)}, & 0.6 < t < 6 \\ \frac{1}{2} + \frac{t}{4}, & -0.6 < t < 0.6 \\ \frac{e^t}{(1+e^t)}, & -6 < t < -0.6 \\ 0, & t < -6. \end{cases} \quad (14)$$

Consequently, the linear function of (6) successfully realizes the sigmoid function for a certain range of  $I_{in}$ .




Fig. 3. Comparing the (top) proposed neuron and the (bottom) saturated neuron to the ideal sigmoid function.

#### IV. SIMULATION RESULTS AND COMPARISONS

The proposed resistive-type neuron has three advantages over the previously reported resistive-type neuron [16]. First, it has no off region; off region refers to a range of input values near zero for which the output remains unchanged. Second, it has a linear region which matches the sigmoid function linear region. Finally, only two of the four transistors jump from off to saturation and the other two change gradually from triode to saturation and vice versa. Therefore, the output curve is smoother in the proposed design which can provide a more accurate estimation of the sigmoid function in its nonlinear region.

The proposed neuron is simulated in 90-nm CMOS technology using power supply voltage of 1.2 V. The previously reported neuron [16] is also simulated in the same technology for comparison. In the previously reported neuron, transistors are either off or in saturation region; therefore, in this paper, it will be referred as saturated neuron.

Fig. 3 compares the output voltage of the proposed neuron and the saturated neuron to the original sigmoid function.

The maximum error between the proposed neuron and the sigmoid function for the current input range of  $-6$  to  $6 \mu\text{A}$  is 7.67%, while the average error is 4.12%. For the saturated neuron within the same input range, the maximum and average errors are 59.52% and 14.08%, respectively.

Corner analysis for different conditions FF (Fast NMOS Fast PMOS), SS (Slow NMOS Slow PMOS), FS (Fast NMOS Slow PMOS), and SF (Slow NMOS Fast PMOS) are performed for both the proposed and saturated neurons.

In the worst case scenario, corner analysis shows that the maximum output voltage variations from TT (Typical NMOS Typical PMOS) condition, are 5.76% and 4.86% for the proposed and saturated neuron, respectively, for  $-6 \mu\text{A} < I_{\text{in}} < 6 \mu\text{A}$ . For the same range of input currents, the maximum output voltage variations from the ideal sigmoid function are 37.42% and 74.37% for the proposed neuron and the saturated neuron, respectively.

Consequently, while the maximum output voltage variation of the proposed neuron from the TT condition is slightly (less than 1%) more than voltage variation of the saturated neuron, its maximum voltage variation from the ideal function is almost half of the voltage variation of the saturated neuron.

In addition, the effect of the temperature on the output voltage is studied. The temperature is changed between  $-55^\circ\text{C}$  and  $125^\circ\text{C}$  and the corresponding voltages are measured. For the proposed design, the




Fig. 4. Transient simulation result of the proposed and saturated neurons.

voltage variations from the voltage value at  $27^\circ\text{C}$  are 0.7% and 1.4% for  $-55^\circ\text{C}$  and  $125^\circ\text{C}$ , respectively. These values for the saturated neuron are changing to 0.5% and 0.2% for  $-55^\circ\text{C}$  and  $125^\circ\text{C}$ , respectively. Although the proposed neuron shows more voltage variations with the temperature compared to the saturated one, its voltage variations are still less than 1.4%. Consequently, the proposal works properly in a wide range of temperatures between  $-55^\circ\text{C}$  and  $125^\circ\text{C}$ .

A combination of temperature and corner analysis is also performed on the both neurons. The operation of the circuits in  $-55^\circ\text{C}$  and  $125^\circ\text{C}$  for different corner conditions is observed. Simulations show that the proposed neuron has an average variation of 20.9% from the TT condition in the room temperature ( $27^\circ\text{C}$ ). This voltage variation is equal to 13.04% for the saturated neuron. Consequently, the proposed neuron is more vulnerable to temperature variation compared to the saturated neuron by less than 8%.

Fig. 4 shows the transient simulations of the proposed neuron and saturated neuron. Here, the input current changes from  $-30 \mu\text{A}$  to a range of currents between  $-35$  and  $35 \mu\text{A}$  with step size of  $10 \mu\text{A}$ . Therefore, in Fig. 4, for curves from bottom to top, the relevant currents are  $-35, -25, -15, -5, 5, 15, 25,$  and  $35 \mu\text{A}$ .

As is shown in Fig. 4, there are ringings in the saturated neuron at the edges when the current is changing from one value to the other one. These ringings are eliminated in the proposed neuron.

The proposed neuron layout is shown in Fig. 5. Area of the saturated neuron is reported  $36.5 \mu\text{m} \times 19.4 \mu\text{m}$  in  $1.2\text{-}\mu\text{m}$  CMOS process [16]. However, to make it comparable with the proposed neuron, layout of the optimized saturated neuron is extracted in 90-nm STM CMOS technology. Table III summaries some of the comparison results, it also shows that the proposed neuron consumes less area compared to the saturated one.

Analog neurons are generally prone to mismatch and the proposed resistive-type analog neuron is not an exception. Parametric analysis is used to study the mismatch in the proposed neuron. The simulations show that even with 20% mismatch in  $M1$  and  $M2$  transistor ratios, the circuit can work properly.




Fig. 5. Layout of the proposed neuron.

TABLE III  
COMPARISON BETWEEN THE PROPOSED NEURON AND THE SATURATED NEURON

Neuron Structure	Error from Ideal		Corner Analysis		Corner+Temp.	Area Consumption
	Max.	Ave.	Max.	Ave.	Ave.	
Saturated	59.52%	14.08%	74.37%	4.86%	13.04%	11.319( $\mu\text{m}$ ) <sup>2</sup>
Proposed	7.67%	4.12%	37.42%	5.76%	20.9%	7.9576( $\mu\text{m}$ ) <sup>2</sup>

There are some methods to reduce the vulnerability to mismatch of the proposed neuron for implementing a neural network. One method is to use a current buffer as an interface for the synapse output current before entering the neuron. This buffer will prevent the feedback from the neuron to the synapse output. Another method is to use the differential structure [12], [13], [17].

## V. CONCLUSION

A sigmoidal I-to-V neuron is proposed which makes use of only one biasing voltage. Nevertheless, it uses transistors in both triode and saturation region to realize the sigmoid function. The simulation results show that the new design approximates the sigmoid function more accurately compared to the previous design specially in its linear region, while it consumes less area. The proposed sigmoidal neuron can be used in analog implementation of activation functions for both pure analog neural networks and HNNs.

## REFERENCES

- [1] L. Gatet, H. T. Beteille, and M. Lescure, "Analog neural network implementation for a real-time surface classification application," *IEEE Sensors J.*, vol. 8, no. 8, pp. 1413–1421, Aug. 2008.
- [2] S. L. Phung and A. Bouzerdoum, "A pyramidal neural network for visual pattern recognition," *IEEE Trans. Neural Netw.*, vol. 18, no. 2, pp. 329–343, Mar. 2007.
- [3] J. S. Wang and Y. P. Chen, "A fully automated recurrent neural network for unknown dynamic system identification and control," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 6, pp. 1363–1372, Jun. 2006.
- [4] H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "A robust hybrid neural architecture for an industrial sensor application," in *Proc. IEEE Int. Symp. Circuits Syst.*, Jun. 1998, vol. 3, pp. 41–45.
- [5] H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "A modular architecture for hybrid VLSI neural networks and its application in a smart photosensor," in *Proc. IEEE Int. Conf. Neural Netw.*, Jun. 1996, vol. 2, pp. 868–873.
- [6] K. Basterretxea, J. M. Tarela, and I. Del Campo, "Approximation of sigmoid function and the derivative for hardware implementation of artificial neurons," *IEE Proc.—Circuits, Devices Syst.*, vol. 151, no. 1, pp. 18–24, Feb. 2004.
- [7] M. T. Tommiska, "Efficient digital implementation of the sigmoid function for reprogrammable logic," *IEE Proc. Comput. Digit. Techn.*, vol. 150, no. 6, pp. 403–411, Nov. 2003.

- [8] A. H. Namin, K. Leboeuf, R. Muscedere, H. Wu, and M. Ahmadi, "Efficient hardware implementation of the hyperbolic tangent sigmoid function," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2009, pp. 2117–2120.
- [9] M. A. C. Maher, S. P. Deweerth, M. A. Mahowald, and C. A. Mead, "Implementing neural architectures using analog VLSI circuits," *IEEE Trans. Circuits Syst.*, vol. 36, no. 5, pp. 643–652, May 1989.
- [10] C. Lu, B. X. Shi, and L. Chen, "Implementation of an analog self-learning neural network," in *Proc. Int. Conf. ASIC*, 2001, pp. 262–265.
- [11] S. M. Gowda, B. J. Sheu, J. Choi, C. G. Hwang, and J. S. Cable, "Design and characterization of analog VLSI neural network modules," *IEEE J. Solid-State Circuits*, vol. 28, no. 3, pp. 301–313, Mar. 1993.
- [12] V. F. Koosh and R. M. Goodman, "Analog VLSI neural network with digital perturbative learning," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 49, no. 5, pp. 359–368, May 2002.
- [13] V. F. Koosh and R. M. Goodman, "VLSI neural network with digital weights and analog multipliers," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2001, vol. 3, pp. 233–236.
- [14] S. Satyanarayana, Y. P. Tsvividis, and H. P. Graf, "A reconfigurable VLSI neural network," *IEEE J. Solid-State Circuits*, vol. 27, no. 1, pp. 67–81, Jan. 1992.
- [15] H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "Quantization noise improvement in a hybrid distributed-neuron ANN architecture," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 48, no. 9, pp. 842–846, Sep. 2001.
- [16] H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "A unified synapse-neuron building block for hybrid VLSI neural networks," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 1996, vol. 3, pp. 483–486.
- [17] H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "Sensitivity study and improvements on a nonlinear resistive-type neuron circuit," *IEE Proc.—Circuits, Devices Syst.*, vol. 147, no. 4, pp. 237–242, Aug. 2000.
- [18] M. Mirhassani, M. Ahmadi, and G. A. Jullien, "Robust low-sensitivity adaline neuron based on continuous valued number system," *J. Analog Integr. Circuits Signal Process.*, vol. 56, pp. 223–231, Apr. 2008.
- [19] L. Gatet, H. T. Beteille, and F. Bony, "Comparison between analog and digital neural network implementations for range-finding applications," *IEEE Trans. Neural Netw.*, vol. 20, no. 3, pp. 460–470, Mar. 2009.
- [20] H. S. Han, "Biologically plausible VLSI neural network implementation with asynchronous neuron and spike-based synapse," in *Proc. IEEE Int. Joint Conf. Neural Netw.*, Aug. 2005, vol. 5, pp. 3244–3248.
- [21] E. Seevinck and R. F. Wassenaar, "A versatile CMOS linear transconductor/square-law function," *IEEE J. Solid-State Circuits*, vol. 22, no. 3, pp. 366–377, Jun. 1987.
- [22] S. M. Fakhraie, H. Farshbaf, and K. C. Smith, "Scalable closed-boundary analog neural networks," *IEEE Trans. Neural Netw.*, vol. 15, no. 2, pp. 492–504, Mar. 2004.
- [23] K. Basterretxea, J. M. Tarela, I. D. Campo, and G. Bosque, "An experimental study on nonlinear function computation for neural/fuzzy hardware design," *IEEE Trans. Neural Netw.*, vol. 18, no. 1, pp. 266–283, Jan. 2007.