



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-39	TO-92
40V	8.0Ω	0.5A	—	VN1304N3
60V	8.0Ω	0.5A	VN1306N2	VN1306N3
100V	8.0Ω	0.5A	VN1310N2	VN1310N3

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}^*	I_{DRM}
TO-39	0.4A	1.4A	3.0W	41	125	0.4A	1.4A
TO-92	0.25A	1.3A	1.0W	125	170	0.25A	1.3A

* I_D (continuous) is limited by max rated T_j .



Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN1310	100		V	$V_{GS} = 0\text{V}, I_D = 1\text{mA}$
		VN1306	60			
		VN1304	40			
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.4	V	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.9	-5.0	mV/°C	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
I_{GSS}	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$
I_{DSS}	Zero Gate Voltage Drain Current			1	μA	$V_{GS} = 0\text{V}, V_{DS} = \text{Max Rating}$
				100	μA	$V_{GS} = 0\text{V}, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current	0.25	0.6		A	$V_{GS} = 5\text{V}, V_{DS} = 25\text{V}$
		0.50	1.4			$V_{GS} = 10\text{V}, V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		5.0	15	Ω	$V_{GS} = 5\text{V}, I_D = 50\text{mA}$
			5.0	8.0		$V_{GS} = 10\text{V}, I_D = 500\text{mA}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.8	2	%/°C	$V_{GS} = 10\text{V}, I_D = 500\text{mA}$
G_{FS}	Forward Transconductance	120			mΩ	$V_{DS} = 25\text{V}, I_D = 500\text{mA}$
C_{ISS}	Input Capacitance		27	35	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1 \text{ MHz}$
C_{OSS}	Common Source Output Capacitance		13	15		
C_{RSS}	Reverse Transfer Capacitance		3	5		
$t_{d(ON)}$	Turn-ON Delay Time		2	5	ns	$V_{DD} = 25\text{V}$ $I_D = 500\text{mA}$ $R_{GEN} = 25\Omega$
t_r	Rise Time		2	5		
$t_{d(OFF)}$	Turn-OFF Delay Time		2	6		
t_f	Fall Time		2	5		
V_{SD}	Diode Forward Voltage Drop		1.0	1.3	V	$V_{GS} = 0\text{V}, I_{SD} = 0.5\text{A}$
t_{rr}	Reverse Recovery Time		350		ns	$V_{GS} = 0\text{V}, I_{SD} = 0.5\text{A}$







Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves



Typical Performance Curves

