

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

B

293301

PRODUCTION RELEASED

09/11/03

?

PAGE

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

CONTENTS

TITLE PAGE AND CONTENTS

SYSTEM BLOCK DIAGRAM

POWER BLOCK DIAGRAM

PCB NOTES AND HOLES

MPC7450 MAXBUS INTERFACE

MPC7450 DATA

CPU PLL AND CONFIGURATION STRAPS

INTREPID MAXBUS AND BOOT STRAPS

INTREPID MEMORY INTERFACE / BOOT ROM

DDR MEMORY MUXES

200PIN DDR MEMORY SODIMM CONNECTORS

INTREPID AGP 4X/PCI

INTREPID ENET/FW/UATA/EIDE INTERFACES

INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG

INTREPID POWER RAILS

INTREPID DECOUPLING

CARDBUS CONTROLLER (PCI1510)

M10 AGP & CLOCKS

M10 LVDS/TMDS/VGA/GPIO & GPU VCORE

SIL1162 TMDS TRANSMITTER

M10 ANALOG, POWER, GND

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41-42

43-44

VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS

LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON

INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH

FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)

USB 2.0

MARVELL GIGABIT ETHERNET PHY

FIREWIRE A/B PHY

FIREWIRE A/B CONNECTORS, PORT POWER LIMITER

PMU (POWER MANAGEMENT UNIT)

BATTERY CHARGER AND CONNECTOR

12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY

3.3V / 5V SYSTEM POWER SUPPLIES

CPU CORE VOLTAGE POWER SUPPLY

1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES

SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK

SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF

SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS

FUNCTIONAL TEST POINTS

REVISION HISTORY (1 OF 1)

SIGNAL NAMES

COMPONENT LOCATIONS

SCHEM,MLB,PB17"

09/04/2003

BOM OPTIONS

STUFF

NO STUFF

D3\_HOT

D3\_COLD

GPU\_SS

GPU\_SWITCH

SERIAL\_DEBUG

VCORE\_OFFSET

1\_8V\_MAXBUS

1\_5V\_MAXBUS

NEC\_USB

INTREPID\_USB

BBANG

NO\_BBANG

ATI\_MEMIO\_HI

ATI\_MEMIO\_LO

SSCG

NO\_SSCG

5V\_HD\_LOGIC

3V\_HD\_LOGIC

EXT\_TMDS

INT\_TMDS

NO\_4XVCORE

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6531

1

SCHEM,MLB,PB17 INCH

SCH1

820-1524

1

PCBF,MLB,PB17 INCH

PCB1

DIMENSIONS ARE IN MILLIMETERS

XX :

X.XX :

X.XXX :

ANGLES :

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

MATERIAL/FINISH NOTED AS APPLICABLE

DESIGN CK

MFG APPD

DESIGNER

SCALE NONE

SIZE D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PB17 INCH

DRAWING NUMBER

051-6531

REV. B

SHT

1

OF

44

8

7

6


5


4

3

2

1





PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
1/2 OZ CU THICKNESS: 0.7 MILS  
1.0 OZ CU THICKNESS: 1.4 MILS


IMPEDANCE : 50 OHMS +/- 10%  
DIELECTRIC: FR-4  
LAYER COUNT: 12  
SIGNAL TRACE WIDTH: 4 MILS  
SIGNAL TRACE SPACING: 4 MILS  
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD		
1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES



GROUND VIAS



BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	OF
NONE	4	44







BOOT BANGER - LMU PERORMS THIS FUNCTION IF NEEDED  
SEE PAGE 22

MPC7447/BBANG


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE		SHT	OF
NONE		6	44

## CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER	CORE FREQUENCY (AT BUS FREQUENCY) 167MHZ 133MHZ	CPU_PLL_CFG
(Bus-to-Core)	(MHZ)	4 0123 E ABCD HEX
0.0X	PLL OFF	0 1111 0F
1.0X	PLL BYPASS	0 0011 03
2.0X	333 267	0 0100 04
3.0X	500 400	0 1000 08
4.0X	667 533	0 1010 0A
5.0X	833 667	0 1011 0B
5.5X	917 733	0 1001 09
6.0X	1000 800	0 1101 0D
6.5X	1083 867	0 0101 05
7.0X	1167 933	0 0010 02
7.5X	1250 1000	0 0001 01
8.0X	1333 1067	0 1100 0C
8.5X	1417 1133	0 0110 06
9.0X	1500 1200	1 0111 17
9.5X	1583 1267	0 0111 07
10.0X	1667 1333	1 1010 1A
10.5X	1750 1400	1 1000 18
11.0X	1833 1467	1 1001 19
11.5X	1917 1533	0 0000 00
12.0X	2000 1600	1 1011 1B
12.5X	2083 1667	1 1111 1F
13.0X	2167 1733	1 0101 15
13.5X	2250 1800	0 1110 0E
14.0X	2333 1867	1 1100 1C
15.0X	2500 2000	1 0001 11
16.0X	2667 2133	1 1101 1D
17.0X	2833 2267	1 0000 10
18.0X	3000 2400	1 0010 12
20.0X	3333 2667	1 0011 13
21.0X	3500 2800	1 0100 14
24.0X	4000 3200	1 0110 16
28.0X	4667 3733	1 1110 1E

## CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6531	B
---	----------	---


SCALE	SHT	7	OF	44
NONE				

## CPU PLL CONFIG CIRCUITRY



## CPU CONFIGURATION

## MAXBUS VSEL



DESKTOP HAD PROBLEM USING  
INVERTER TO INVERT HRESET\_L  
NEED TO CHARACTERIZE


## BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



IF A STRAP IS NOT LISTED, THEN  
IT CANNOT BE CHANGED BY SOFTWARE.



The diagram illustrates the timing of the INTREPID BOOT STRAPS. It features two main sections: a CPU address/data bus and a MAXBUS\_SLEEP signal.

**CPU Address/Data Bus:**

- Addresses:** A\_27, A\_28, A\_29, A\_30, A\_31
- Data:** D\_34, D\_35, D\_36, D\_37, D\_38, D\_39, D\_40
- Signals:** CPU\_ADDR<27>, CPU\_ADDR<28>, CPU\_ADDR<29>, CPU\_ADDR<30>, CPU\_ADDR<31>, CPU\_DATA<34>, CPU\_DATA<35>, CPU\_DATA<36>, CPU\_DATA<37>, CPU\_DATA<38>, CPU\_DATA<39>, CPU\_DATA<40>

**MAXBUS\_SLEEP:**

- Signal:** MAXBUS\_SLEEP
- Timing:** The signal is active (low) during the period between CPU\_ADDR<31> and CPU\_ADDR<32>.

**Legend:**

- 38 34 23 16 15 8 7 6
- BIT 56 TO 63



A

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


DO NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	OF
NONE	8	44







SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND  
MEM\_MUXSEL\_H<0> AND MEM\_MUXSEL\_L<0> ARE ACTIVE LOW  
MEM\_MUXSEL\_H<1> AND MEM\_MUXSEL\_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




# 16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	10 <sup>OF</sup> 44



STANDARD  
SLOT "A"  
FACTORY SLOT

REVERSED  
SLOT "B"  
CUSTOMER SLOT

DDR VREF  
ONE 0.1UF PER SLOT

DDR BYPASS CAPS  
SLOT "A"

FOR RETURN CURRENT

SLOT "B"

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	11 <sup>OF</sup>	44





USB2 AND CBUS REQ REMAINS ON +3V\_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DOR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ




USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1



PORT B - UNUSED




PORT C - LEFT USB




PORT D - UNUSED

PORT E - BLUETOOTH



PORT F - MODEM




HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6531	REV.	B
SCALE	NONE	SHT	14	OF	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y1	ALT FOR SIWARD



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT		
	15 OF 44		



Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT		OF
	NONE		16 44





CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	17 <sup>PF</sup> 44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0133	1	IC,ATI,M10,NO HEATSPREADER	U44	CRITICAL	?





Schematic diagram of the **SIL1162 DVI TRANSMITTER** circuit, showing connections to various power rails and signal lines.

**Power Rails:**


- +3V\_SLEEP**: Connected to R41 (1/16W, 603).
- +3V\_GPU\_SI**: Connected to R41, L14 (400-OHM-EMI), L13 (400-OHM-EMI), C130 (100PF, 50V, 402), C132 (100PF, 50V, 402), C165 (100PF, 50V, 402), C14 (100PF, 20%, 805), C129 (100PF, 20%, 805), C131 (100PF, 50V, 402), C133 (100PF, 50V, 402), C218 (100PF, 50V, 402), C233 (100PF, 50V, 402), C255 (100PF, 20%, 805), C80 (470PF, 50V, 402), C88 (470PF, 50V, 402), C81 (470PF, 50V, 402), C89 (470PF, 50V, 402), C82 (470PF, 50V, 402), C102 (470PF, 50V, 402), C79 (470PF, 50V, 402), C87 (470PF, 50V, 402).
- +3V\_SI\_AVCC**: Connected to C130, C132, C165.
- +3V\_SI\_PLLVCC**: Connected to C14, C129, C131, C133.
- +3V\_SI\_VCC**: Connected to C218, C233, C255.
- +1\_8V\_GPU**: Connected to R231 (1K, 1/16W, 402), R232 (1K, 1/16W, 402), C284 (0.1UF, 50V, 402).

**Signal Lines:**

- EXT\_TMDS**: Includes L14, L13, L15 (400-OHM-EMI), C130, C132, C165, C14, C129, C131, C133, C218, C233, C255, R222 (330, 1/16W, 402), R224 (4.99K, 1/16W, 402), R237 (0, 1/16W, 402), R235 (0, 1/16W, 402), R205 (49.9, 1/16W, 402), R218 (49.9, 1/16W, 402), R211 (49.9, 1/16W, 402), R219 (49.9, 1/16W, 402), R210 (49.9, 1/16W, 402), R220 (49.9, 1/16W, 402), R204 (49.9, 1/16W, 402), R214 (49.9, 1/16W, 402).
- INT\_TMDS**: Includes R207 (10, 1/16W, 402), R208 (10, 1/16W, 402), R209 (10, 1/16W, 402), R210 (49.9, 1/16W, 402), R211 (49.9, 1/16W, 402), R212 (10, 1/16W, 402), R213 (10, 1/16W, 402), R214 (49.9, 1/16W, 402), R215 (10, 1/16W, 402), R216 (10, 1/16W, 402), R217 (10, 1/16W, 402), R218 (49.9, 1/16W, 402), R219 (49.9, 1/16W, 402), R220 (49.9, 1/16W, 402), R221 (10, 1/16W, 402), R222 (330, 1/16W, 402), R223 (10, 1/16W, 402), R224 (4.99K, 1/16W, 402), R225 (10, 1/16W, 402), R226 (10, 1/16W, 402), R227 (10, 1/16W, 402), R228 (10, 1/16W, 402), R229 (10, 1/16W, 402), R230 (10, 1/16W, 402), R231 (1K, 1/16W, 402), R232 (1K, 1/16W, 402), R233 (10, 1/16W, 402), R234 (10, 1/16W, 402), R235 (0, 1/16W, 402), R236 (10, 1/16W, 402), R237 (0, 1/16W, 402), R238 (10, 1/16W, 402), R239 (10, 1/16W, 402), R240 (10, 1/16W, 402), R241 (10, 1/16W, 402), R242 (10, 1/16W, 402), R243 (10, 1/16W, 402), R244 (10, 1/16W, 402), R245 (10, 1/16W, 402), R246 (10, 1/16W, 402), R247 (10, 1/16W, 402), R248 (10, 1/16W, 402), R249 (10, 1/16W, 402), R250 (10, 1/16W, 402), R251 (10, 1/16W, 402), R252 (10, 1/16W, 402), R253 (10, 1/16W, 402), R254 (10, 1/16W, 402), R255 (10, 1/16W, 402), R256 (10, 1/16W, 402), R257 (10, 1/16W, 402), R258 (10, 1/16W, 402), R259 (10, 1/16W, 402), R260 (10, 1/16W, 402), R261 (10, 1/16W, 402), R262 (10, 1/16W, 402), R263 (10, 1/16W, 402), R264 (10, 1/16W, 402), R265 (10, 1/16W, 402), R266 (10, 1/16W, 402), R267 (10, 1/16W, 402), R268 (10, 1/16W, 402), R269 (10, 1/16W, 402), R270 (10, 1/16W, 402), R271 (10, 1/16W, 402), R272 (10, 1/16W, 402), R273 (10, 1/16W, 402), R274 (10, 1/16W, 402), R275 (10, 1/16W, 402), R276 (10, 1/16W, 402), R277 (10, 1/16W, 402), R278 (10, 1/16W, 402), R279 (10, 1/16W, 402), R280 (10, 1/16W, 402), R281 (10, 1/16W, 402), R282 (10, 1/16W, 402), R283 (10, 1/16W, 402), R284 (10, 1/16W, 402), R285 (10, 1/16W, 402), R286 (10, 1/16W, 402), R287 (10, 1/16W, 402), R288 (10, 1/16W, 402), R289 (10, 1/16W, 402), R290 (10, 1/16W, 402), R291 (10, 1/16W, 402), R292 (10, 1/16W, 402), R293 (10, 1/16W, 402), R294 (10, 1/16W, 402), R295 (10, 1/16W, 402), R296 (10, 1/16W, 402), R297 (10, 1/16W, 402), R298 (10, 1/16W, 402), R299 (10, 1/16W, 402), R300 (10, 1/16W, 402), R301 (10, 1/16W, 402), R302 (10, 1/16W, 402), R303 (10, 1/16W, 402), R304 (10, 1/16W, 402), R305 (10, 1/16W, 402), R306 (10, 1/16W, 402), R307 (10, 1/16W, 402), R308 (10, 1/16W, 402), R309 (10, 1/16W, 402), R310 (10, 1/16W, 402), R311 (10, 1/16W, 402), R312 (10, 1/16W, 402), R313 (10, 1/16W, 402), R314 (10, 1/16W, 402), R315 (10, 1/16W, 402), R316 (10, 1/16W, 402), R317 (10, 1/16W, 402), R318 (10, 1/16W, 402), R319 (10, 1/16W, 402), R320 (10, 1/16W, 402), R321 (10, 1/16W, 402), R322 (10, 1/16W, 402), R323 (10, 1/16W, 402), R324 (10, 1/16W, 402), R325 (10, 1/16W, 402), R326 (10, 1/16W, 402), R327 (10, 1/16W, 402), R328 (10, 1/16W, 402), R329 (10, 1/16W, 402), R330 (10, 1/16W, 402), R331 (10, 1/16W, 402), R332 (10, 1/16W, 402), R333 (10, 1/16W, 402), R334 (10, 1/16W, 402), R335 (10, 1/16W, 402), R336 (10, 1/16W, 402), R337 (10, 1/16W, 402), R338 (10, 1/16W, 402), R339 (10, 1/16W, 402), R340 (10, 1/16W, 402), R341 (10, 1/16W, 402), R342 (10, 1/16W, 402), R343 (10, 1/16W, 402), R344 (10, 1/16W, 402), R345 (10, 1/16W, 402), R346 (10, 1/16W, 402), R347 (10, 1/16W, 402), R348 (10, 1/16W, 402), R349 (10, 1/16W, 402), R350 (10, 1/16W, 402), R351 (10, 1/16W, 402), R352 (10, 1/16W, 402), R353 (10, 1/16W, 402), R354 (10, 1/16W, 402), R355 (10, 1/16W, 402), R356 (10, 1/16W, 402), R357 (10, 1/16W, 402), R358 (10, 1/16W, 402), R359 (10,


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	OF
NONE	20	44









GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

M10 POWER			
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-6531	B	
SCALE	SHT	21 OF 44	
NONE			







PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?

BOOT BANGER E2PROM

SLEEP LED

LMU

MLB - ALS SENSOR

KEYBOARD PULLUPS

SPIDEY FLEX

LMU PULL-DOWNS

KB LED DRIVER

LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	23	44












PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD

USB 2.0		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	OF
NONE	26	44



Ethernet routing priority:  
1. Decoupling caps  
2. TX SERIES TERMINATION - LOCATE NEAR LINK  
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE CLOSE TO ETHERNET CONNECTOR

NO STUFF

R438

CHGND1

CRITICAL

J17

RJ45

RT-TH

Short shielded RJ-45

CHGND1

# MARVELL 88E1111

## 10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0037	ALTERNATE	Y3	
197S0603	197S0037	ALTERNATE	Y3	ALT FOR SIWARD

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
	SCALE	SHT	
	NONE	27	44



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0052	197S0011	7	G1	SIWARD ALT FOR FW OSC

DSX STRAP OPTIONS

- 0 -> BILINGUAL PORT
- 1 -> A-ONLY PORT

PLACE NEAR PHY

FIREWIRE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	28	44








UNDERVOLTAGE RESET CIRCUIT




PMU KEYBOARD RESET CIRCUIT



Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



### BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D	051-6531	
SCALE	SHT		
	NONE	31 OF 44	



12.8V PBus SUPPLY

PBUS HOLD-UP CAPS

BACKUP BATTERY / USB CONNECTOR

PMU SUPPLY


12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT		REV.
	NONE		32 44




# 3.3V/5V MAIN SUPPLY





# 1.5V/2.5V SWITCHER




## 1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6531		B
	SCALE		SHT	OF
	NONE		35	44







8	7	6	5	4	3	2	1
POWER NET CONSTRAINTS							
D	MAIN/SLEEP	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
C	ADAPTER	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
B	BATTERY CHARGER	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	PMU	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	MISC HD	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	TRACKPAD	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	HALL EFFECT	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	VIDEO	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A							

# FUNCTIONAL TEST POINTS

D

C

B

A

D

C

B

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	39 OF 44
NONE		



8	7	6	5	4	3	2	1
REVISION HISTORY							
REV 0.01 - 03/06/2003							
3/3	1) Initial check-in of Enterprise schematic after conversion to Concept 14.2						
3/10	2) added 8 new 10uF vcore caps 3) added jumpers at 1.5V, 1.8V, 2.5V, 3.3V, 5V, and PBUS supply outputs 4) added 8 more 0.1uF vcore bypass caps						
3/11	5) removed dedicated boot banger circuit (U5400,U5200,RP46,U9,U1000) 6) updated firewire to phy to rev A prt number 7) changed cpu PLL config to 1083/833 8) changed reset to U56 (clock slewing chip) to MAIN_RESET_L 9) changed C550 to 138S0536 to limit AVL 10) changed Vcore stuffing options to 1.4V/1.025V using analog mux to support slewing 11) changed stuffing to set Vcore offset to 0mV by default 12) changed comments to eliminate references to L3 in power supply section						
3/18	13) changed stuffing options for GPU PCI ID to 0x319 14) changed R164 (DAC1RSET) to 107 ohm pulldown 15) added 10K pulldown to U43 pin A21 16) changed fan controller to ADT7460						
3/19	17) added pads for 0.1uF cap from +Adapter to digital gnd for EMC 18) added pads for 0 ohm between chassis and digital gnd near ENET connector for EMC 19) corrected path to correct for last checkin 20) removed BOM table for MAP31 21) REMOVED ALL RELATIVE_PROPAGATION_DELAY AND PROPAGATION_DELAY PROPERTIES TO PREPARE FOR CONSTRAINT BACK ANNOTATION 22) changed CHGND on R616 to CHGND1 23) ***BOARD RENUMBERED***						
3/28	integrated M10 pages from Q16 schematic and renumbered them						
4/10	25) updated physical constraints for M10 power nets 26) added DP7 for M10 power sequencing 27) added RP27,RP28,RP32, and RP57 for TMDS series termination 28) update PLL CFG high 0010 1.25Ghz low 1011 833MHz 29) update sscg/nosscg stuffing option on intrepid boot straps 30) removed D31 between +Batt and 24V_Pbus 31) add Vcore DAC resistors (R288,R289,R290,R292) for no mux case 32) change intrepid PLL LDO stuffing back to 1.8V main 33) change C640 and C646 to 0.01uF (Apple # 132S1047) for FW check config 34) change I2C pullups (R29 and R102) to 1K 35) changed bootrom part number to 341S1255						
4/18	36) changed C756 to 128S0025 (Sanyo only 6.3V 330uF) 37) add pads for 90 ohm chokes to FWB path close to connector (route through the pads) 38) changed Vcore inductor (L36) to molded core part (152S0125) 39) changed Pbus inductor (L37) to molded core part (152S0126) 40) added seperate 1.8V_GPU_TPVDV filter and LDO (U54)						
4/21	replace discrete LCL with single chip LCL filters (155S0154) for VGA (L ,L , and L ) add 165 ohm chokes on TMDS data pairs at connector (L ,L , and L ) move BSL to bottom side move CPU thermal sensor (Q39) to input 1 on fan controller and power supply sensor (Q66) to input 2 added trace from Vcore to fan controller ADC input added FET inverters (Q78) to PWM outputs of fan controller (U3) to prevent spinup at boot added FET (Q79) for +3V_Sleep for M10 power sequencing						
4/27	48) changed TMDS data chokes to 90 ohm (155S0128) 49) changed C762 and C766 to 4.7uF 1206 caps 50) changed TMDS data chokes to 90 ohms (155S0128) 51) changed C762 and C766 to 4.7uF 1206 52) changed Q51 to S17860DP (376S0119) 53) changed Q48 to S17892DP (376S0120) 54) changed D24 to B340LB (371S0132) 55) changed L30 to 2.2uH Tokin inductor (152S0139) 56) added Q58, R307, and C515 for GPU Vcore control inverter 57) changed R416 to 2.2ohms 58) changed R364 to 102K 59) added 0.1uF 50V C883 to RS- of Max4172 (NO stuff) 60) changed D18 to 1N914 61) changed L38 and L41 to 4.7uH (152S0137) 62) added Q81, R308, R309, and R310 for power sequencing (no stuff) 63) changed Q49 and Q50 to S17860DP (376S0119) 64) changed L36 to 1.2uH 18.3A (152S0125) 65) added R331 1mohm sense resistor to CPU Vcore 66) added C885 and C884 , 1000uF CPU Vcore outpur caps 67) added Q82, R607, R455, R417, and C886 for 1.5V sleep sequencing 68) added Q83 and 100K R608 for 1.8V sequencing 69) added 15.4K R616 and 10K R672 for 2.5V switcher feedback divider 70) changed pinout of sound connector for sousaphone 71) removed Q44 (5V sound sleep fet) 72) changed Q31 to invert headphone Mute to sousaphone						
4/28	73) changed CPU_VCORE_SLEEP location back to across bypass caps to correct after adding reference resistor 74) changed D5 to schottky diode (MBR0540) 75) fixed unnamed net (LTC3411_SHDN_SEQ) 76) changed drain/source polarity of Q76 (FET from +BATT to Pbus)						
4/28	77) moved XW15 to connect to CPU_VCORE_SLEEP_UF (before positioning resistor) 78) changed Fan control nets to FanL and FanR from Fan1 and Fan2 79) SWAPPED CONNECTIONS SO THAT OUTPUT 1 FROM FAN CONTROLLER CONNECTS TO LEFT FAN (CPU) AND FAN 2 CONNECTS TO THE RIGHT FAN (GPU) 80) updated power constraints with new fan net names						
4/28	81) change Q58 on pg19 to Q80 to consolidate parts 82) CHANGED U55 TO MM1571J FOR COST SAVINGS 83) changed L72,L73,L74 to 90 ohm ferrites 84) added 10K pullup to +5V_MAIN to SND_HP_MUTE 85) repinout Sousaphone connector 86) remove redundant pullups on FANL_TACH and FANR_TACH 87) added TP to all NC on NEC USB2 part for NAND tree testing 88) added NEC_USB bomooption to 0 ohm resistor on NEC_AVSS_F						
4/30	89) repinout Sousaphone connector (J12) 90) no stuff R322 to eliminate 3V_sleep pump up 91) updated various text notes with correct reference designators						
5/1	92) change L30 to 152S0139 (Tokin CPI-1050-2R2) 11A 93) remove FANR_TACH functional test point 94) add CHGND4 and SLEEP_LED functional test points 95) swap INT_AUDIO_TO_SND and SND_TO_AUDIO on Sousaphone connector (J12) *** rev 01 released for EVT ***						
5/6	96) remove NO STUFF on R477 (set 5V and 3.3V switcher in pulse skipping mode) 97) change R337 to 470K and remove No Stuff and no stuff R336 to change Vcore DAC to 1.35V/1.15V 98) change R321 to 499ohm to set 5mV Vcore offset 99) change L72,L73,L74 to 155S0165 (D part for EVT only) *** rev 02 released for EVT ***						
5/7	100) no stuff Q79 to disable 3V_SLEEP sequencing to work around wake from sleep bug with M10 101) added BOM table to define correct part number for M10 without heatspreader (338S0133) *** rev 03 released for EVT ***						
5/22	102) fixed NO STUFF BOM option for R291 103) add NO STUFF to R223 to correct startup level of GPU_VCORE_CNTL 104) add NO STUFF to R300 to complete 3V sequencing on wake from sleep fix 105) changed R376 to 158K and R321 to 2.74K to set CPU_VCORE offset to 35mV *** rev 04 released for EVT ***						
5/19/03	106) changed both AGP_NV_INT_L and AGP_ATI_INT_L to AGP_INT_L 107) removed redundant 3V_GPU pullup R687 (Intrepid side AGP_INT_L pullup) 108) added R699,R701,R707,R708 as 10K pulldowns to Intrepid USB ports A and C when NEC_USB is stuffed 109) changed SND_HP_MUTE_INV gate/inversion FETS to pullup to +3V_MAIN 110) added R711 as pullup to +3V_GPU on AUXWIN signal from M10 (U44) 111) added R698 as 0 ohm jumper between FW_PHY_PD and Intrepid 112) added U56, U57, R718,R714 for VGA Haync and VGA Vsync buffering 113) changed L72,L73,L74 to 155S0164 (new high speed part) 114) added NO STUFF BOM option to R223 to correct for sense of GPU_VCORE_CNTL 115) added NO STUFF BOM option to R300 to avoid sleep wake problem						
6/3/03	116) Intgrated new 1.8V switcher (LTC3412)(U58)(353S0650) and inductor (L75- 152S0142) 117) changed 2.5V_SLEEP_FET (U48) and 1.8V_SLEEP_FET (U6) to higher current part (S16467BDQ - 376S0161) 118) added 10K pulldown (R720) on FW_PHY_PD_INT for when R698 is removed 119) changed R728 and R729 to 1210 0ohm resistors to support switching the entire memory bus between 1.8V and 2.5V 120) added R721 as jumper between +2.5V_SLEEP and +2.5V_GPU						
6/4/03	121) NO STUFF R631 to remove MAIN_RESET_L from clock slewing chip 122) changed FWB connector to new part with extra ground tabs (514S0059)						
6/5/03	123) changed I2C 0 and 1 pullups (RP12) to 2.2K to improve rise/fall times (sensor check config errors) 124) added CRITICAL flag to new 1.8V switcher (U58), inductor (L75), 1.8V sleep FET (U6), and 2.5V sleep FET (48) 125) removed gnd caps (C651 and C647) on I2S clock at sound connector (J12) 126) added LC filter on SND_SYNC for EMI (L77 and C895) 127) added LC filter on SND_CLKOUT for EMI (80 and C899) 128) added LC filter on INT_AUDIO_TO_SND for EMI (L81 and C896) 129) added LC filter on SND_TO_AUDIO for EMI (L82 and C897) 130) added LC filter on SND_AMP_MUTE for EMI (L76 and C898) 131) added LC filter on SND_HW_RESET_L for EMI (L78 and C900) 132) added LC filter on SND_SCLK for EMI (L79 and C901) 133) added C902 and R804 to prevent latch-up condition in GPU Vcore circuit when using powermiser 134) removed R331 (CPU Vcore positioning resistor) 135) changed C728,C729,C730,C731,C732,C733,C734,C884,C885 to 220uF Rubycon caps (128S0024) 136) add Vcore offset change circuit to modify offset in low (Q86,R805,R806,R807,R808,R809) 137) changed Q83 into dual (2N7002DW) and added R810 to invert 3V_5V_ON before switching RUN/SS						
6/6/03	138) rotated J26 (FW B connector) 139) changed D29 to B340B (3A part - 371S0159)						
6/9/03	140) modified Vcore offset select circuit with Takashi's changes - changed Gnd reference to VCORE_GND_SNS 141) added double inverter to buffer THERM_L_OC (added Q87,R811,R812) 142) removed redundant pullup on THERM_L_OC (R780)						
6/9/03	143) added cap on gate of the second FET in Q87 for possible turn on delay (C903) 144) changed inner shield of FWB connector J26 to connect to chassis gnd 145) changed R336 and R325 to 0 ohm to set Vcore VID to 1.3V/1.15V 146) changed R321 to 2.49K to set Vcore offset to +25mV 147) added 10 ohm resistor (R814) and 1uF cap (C904) to filter power to ADT7460 (Gary Leo)						
6/10/03	148) changed R612 to 10K to prevent UIDE DMACK from floating (TMDS) 149) changed C80,C88,C81,C89,C82,C102,C79,C87 to NO STUFF (TMDS common-mode termination) 150) changed R205,R218,R211,R219,R210,R220,R204,R214 to 162 ohm 1% (TMDS common-mode termination) 151) changed RP27,RP32,RP28,RP57 to 10ohm (TMDS series termination) *** released for EVT2 6/10/03 ***						
6/13/03	152) fixed NO STUFF on R291 153) removed NO STUFF from C80,C88,C81,C89,C82,C102,C79,C87 (TMDS common-mode termination) 154) removed NO STUFF from R638 (pullup on slewing chip FSEL) 155) removed NO STUFF from C903 (cap on input to second part of THERM_OC_L buffer) 156) CHANGED R321 to 1K FOR VCORE OFFSET OF 12mV (VCORE = 1.30V -30mV/+100mV)						
6/18/03	*** released for EVT2 6/13/03 *** 157) changed R228 to pullup to 1.8V for DVO interface compatability 158) added R234 and INT_TMDS option to maintain internal TMDS capability 159) changed L30 to 3 pin symbol 160) added U5 to use as external TMDS transmitter (DVI) 161) added R41 to create +3V_GPU_ST power for SILL162 (U5) 162) added L14, C130, C132, and C165 for 3V AVCC filtering for SILL162 (U5) 163) added L13, C14, C129, C131, C133 for 3V PVCC filtering for SILL162 (U5) 164) added L15, C255, C233, C218 for 3V Vcc filtering for SILL162 (U5) 165) added R235 and R237 as options for MAIN_RESET_L to U5 166) added R231, R232, and C84 for Vref for U5 167) added R66, R99, R202, R212, R222, R224, R88, R110, R223 as straps for U5 168) added RP58, RP59, RP60, RP61 for series termination of SILL162 TMDS output 169) added L16, C304, C327, C647 for filtering GPU VDDR4 170) added R255 and R251 to strap GPU_DVODMODE correctly for 1.8V DVO 171) added R268 to connect L16 to +3V_GPU_FLT when not using SILL162 172) added C681, C668, C678, C651 to filter the thermal sensor diff pairs						
6/19/03	173) changed GPU_MEM_IO to +GPU_MEM to connect ATI Vref to correct memory voltage 174) swapped TMDS CLKN and CLKP on RP57 and RP58 for layout 175) swapped DN<0> and DP<0> on RP27 for layout 176) corrected un-named nets in TMDS common-mode filters 177) added physical constraints for new Silicon Image power rails 178) CHANGED C728,C731,C734,C733,C730,C732,C729,C885,C885 TO 128S0022 (124S0024 WILL BE DELETED AS A DUPLICATE IN THE LIBRARY)						
6/23/03	179) NO STUFF'ed C895,C899,C896,C897,C898,C900, and C901 to fix no sound problem 180) changed C890 to 100pF for improved transient response (Takashi) 181) Removed bypass traces on FWB chokes and stuffed L70 and L71 182) CHANGED R491 TO 52.3K 1%, R475 TO 127K 1%, AND R476 TO 4.7M 5% IN A29 ADAPTER DETECT CIRCUIT DIVIDERS TO REDUCE SHUTDOWN CURRENT added R331 as CPU Vcore sense resistor (1 mohm 1% 2512) 184) No STUFF'ed C651 and C678 185) added C688,C690,C846,C905 for thermal pair filtering at fan controller 186) added C906 to prevent shoot-thru on Q64 (currently NO STUFF'ed) 187) added C907 to prevent shoot-thru on Q68 (currently NO STUFF'ed) 188) changed R517 to 100K 189) changed GND reference for input side of Q86 to digital GND (the other FET in Q856 remains on VCORE_GNDSNS)						
6/24/03	190) added C908 to prevent gate shoot-thru on Q56 191) added R279 to power TMDS PLL from LVDS filter when using external TMDS transmitter 192) changed R325 to 470K to set the low Vcore to 1.10V 193) stuffed Vcore offset switch (R807,R805,R809,Q86) 194) changed R809 to 1.5K 1% to set low Vcore offset to 10mV 195) changed R321 to 3.01K 1% to set high Vcore offset to 30mV						
6/25/03	196) rotated L70 and L71 for layout (PCB symbol problem) 197) changed Q53,Q54,Q55 to IRF7832 (376S0148) for better thermal performance 198) NO STUFF'ed C908 (Q56 gate shoot-thru cap) *** released for DVT 6/26/03 ***						
7/2/03	199) CHANGED J9 (CARDBUS) TO 516S0141 (NEW PIN PLATING SPEC) 200) CHANGED J20 (AIRPORT) TO 516S0142 (NEW PIN PLATING SPEC) 201) CHANGED J10 (OPTICAL DRIVE) TO 516S0140 (NEW PIN PLATING SPEC) 202) CHANGED J13 (HARD DRIVE) TO 516S0140 (NEW PIN PLATING SPEC) 203) CHANGED J12 (SOUND) TO 516S0144 (NEW PIN PLATING SPEC) 204) CHANGED J8 (MODEM) TO 516S0143 (NEW PIN PLATING SPEC) 205) ADDED BOM TABLE TO PUT 0 OHM 402 ON L77,L80,L81,L82,L76,L78,L79						
7/9/03	207) CORRECTED C889 TO CONNECT TO INPUT (PIN 1) OF U55 208) REMOVED POWER JUMPERS XW25,XW17,XW16,XW10,XW14,XW18 209) CHANGED 197S0035 TO PRIMARY AND 197S0004 AS ALTERNATE FOR Y1 (INTREPID) 210) CHANGED 197S0037 TO PRIMARY AND 197S0603 AS ALTERNATE FOR Y3 (ETHERNET) 211) CHANGED 197S0038 TO PRIMARY AND 197S0608 AS ALTERNATE FOR Y5 (NEC USB2) 212) CHANGED 197S0040 TO PRIMARY AND 197S0008 AS ALTERNATE FOR Y4 (LMU) 213) CHANGED 197S0041 TO PRIMARY AND 197S0604 AS ALTERNATE FOR Y6 (PMU)						
7/22/03	214) ADDED 1_32V_VCORE AND 1_30V_VCORE BOM OPTIONS FOR 2 DIFFERENT CPU VCORE SPECS 215) UPDATED CAP MATERIAL TYPES 216) CHANGED FROM 715 PIN TO 667 PIN SYMBOL FOR U44 (M10)						
7/28/03	217) CHANGED TMDS TERMINATION FROM 2X 162 TO 2X 49.9 OHMS PER PAIR 218) CHANGED 126S0036 FROM ALT TO PRIMARY, REPLACING 126S0035 FOR CPU VCORE INPUT CAPS *** RELEASED FOR PRODUCTION 7/28/03 ***						
8/4/03	219) CHANGED R99 TO NO STUFF TO FIX I2C ADDRESS OF SILL162 TMDS TRANSMITTER 220) CHANGED R321 TO 4.02K 1% FOR 1_30_VCORE (40mV OFFSET) AND TO 6.34K 1% FOR 1_32_VCORE (60mV OFFSET) 221) CHANGED R304 TO 470K AND R329 AND R325 TO 0 OHM TO CHANGE LOW VID TO 1.05V ON VCORE 222) CHANGED C611 TO 2200PF, C610 TO 100PF, AND R519 TO 12.7K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT 223) NO STUFF C590 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT 224) CHANGED C583 TO 2200PF, C576 TO 100PF, AND R481 TO 15.0K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT 225) NO STUFF C566 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT						
9/4/03	228) ADDED 197S0052 AS ALTERNATE FOR G1 (98 MHz FW OSCILLATOR) 229) CHANGED C728-C734,C884,C885 TO 128S0022 TO REMOVE DUPLICATE PART NUMBER 230) CHANGED C883 TO 132S0100 TO CORRECT FOR USE OF OEM PART NUMBER						
NOTICE OF PROPRIETARY PROPERTY							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE							
II NOT TO REPRODUCE OR COPY IT							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART							
SIZE DRAWING NUMBER REV.							
D 051-6531 B							
SCALE NONE SHT 40 <sup>OF</sup> 44							



[illegible]



[illegible]



[illegible]