Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Kamal__

  1. K

    Analog DFE equalization circuit for LPDDR5

    Hi, I have to design a DFE circuit for the LPDDR5 receiver. I have created a simple 1-tap DFE circuit that is shown in Razavi's article (link: https://ieeexplore.ieee.org/document/9694443 , figure 9), and its behavior with regard to its input seems reasonable. However, I do not know how to...
  2. K

    Cadence layout, intersection of metals (beginner question)

    Thank you all for your answers. Yes I didn't think of putting vias between met1 and met2 :D. Now it is alright.
  3. K

    Cadence layout, intersection of metals (beginner question)

    Hello all. I am an absolute beginner in layouting. I am designing a layout (in Cadence) for a circuit which is not very complex, just connecting the gates together with the metal. However, I dont know what to do when two different metal wires overlap and hence they are shorted. I tried using...

Part and Inventory Search

Back
Top