Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
S_parameters of this Diode ( SMP1321-040LF ) have been given under different biasing conditions and for 2 connecting configurations.
You can use these datas for your work.
Frequency Domain and Time Domain functions can be converted by Convolution Theorem/Integral.
That's why they are related.
I hope understood well your comments.
Search forum quoting as " RF Rectifier" "RF Harvesting" " ADS Rectifier Circuit" etc. You'll find many useful information about them.
We discussed this subject deeply in many times.
No, .
But if you want to see how an input Impedance is changing by time, you can use Envelope Simulation based on Harmonic Balance.
You measure complex voltage and current at a node then divide this two quantities to find input impedance.
This method is frequently used in switched RF Power...
Simple...
Terminate the Input by 50 Ohm and connect SA to the Output. Even-tough the amplifier is not properly biased, you can see the oscillation if there is.
Perhaps the transistor biasing is swinging due to eventual oscillation ?? Are you sure ?
OK, I missed the port impedances. You set Port1 to 600 Ohm, Port2 to 50 Ohm.
You cannot do that. Spectre n-port device accepts-IMHO- Touchstone or similar s-parameters definition format and there is only ONE Port Impedance in it.
So you should enter either 50 Ohm OR 600 Ohm but not both. If you...
It's an interpolation problem. You have to simulate your RLC circuit with smaller frequency steps.
Because Spectre interpolates s-parameters during frequency band and this error occurs in second simulation testbench.
Don't be afraid, use much smaller frequency steps to get much healthy results.
There is sequence that must be strictly followed up for biasing GaN RF transistors. Have you conformed this ??
Otherwise the transistor blows due to excess drain current.(particularly it occurs when the gate bias is applied as 0 volt with Vds is presented)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
